Model 560-5608 VME-SG2

SERIAL NUMBER\_

Revision A January 8, 1999

# TABLE OF CONTENTS

<b>SECTION</b>	PARAGRAPH	TITLE
ONE		GENERAL INFORMATION
	1.1 1.2 1.3 1.4 1.5 1.6 1.6.1	Scope of Manual Purpose of Equipment Physical Description Environmental Specifications Power Requirements Signal Specifications General To All Modes A. VME Bus B. Interrupts C. Time Compare Outputs D. External Freeze Event Input E. Rate Generator Output F. Auto Leap Year G. Internal Oscillator H. External Start Input I. Pulse Rate J. IRIG B DC (TTL) Time Code Output K. IRIG B Amplitude Modulated Time Code Output
	1.6.2	L. IRIG B DC (TTL) Time Code Output Generator Specifications A. General
	1.6.3	B. External Time Base Sync-Generator Specification A. General B. GPS Reference C. Reference Code Input, Carrier D. Reference Code Input, DC (RS-422)
	1.6.4	I/O Connector Specifications A. VME P2/J2 Connector B. Front Panel BNC Connector 1. External Event Input 2. Reference Code Input 3. Generator Code Output 4. 1 PPS Output
тwo		INSTALLATION AND OPERATION
	2.1 2.2 2.3 2.4	Introduction Installation Operation, General Information Operation, Detailed Information

# TABLE OF CONTENTS (Continued)

<b>SECTION</b>	PARAGRAPH	TITLE
TWO	2.4.1 2.4.2 2.4.3 2.4.4 2.4.5 2.4.6 2.4.7 2.4.8 2.4.9 2.4.10 2.4.11 2.5	INSTALLATION AND OPERATION Generator GPS Synchronized Generator Code Synchronized Generator Front Panel Indicators And Display Oscillator Discipline Reading Time Reading Position Loading Position Operational Configuration And Status Registers VME Interrupt Control VME-SG-GPS Memory Map Programming Examples
THREE		MANUFACTURERS SPECIFICATIONS
FOUR		DRAWINGS
Drawing Num	ber	Title

560-1146 560-5608 560-5603 VME-SG Front Panel Assembly/BOM VME-SG2 Assembly/BOM VME Processor Board Assembly/BOM

## **GENERAL INFORMATION**

## 1.1 SCOPE OF MANUAL

This manual contains the information necessary to operate and maintain the TrueTime VME Timing Cards. Multiple configurations are described. This VME product line consists of the VME Timing board which by itself is referred to as the VME-SG. When a GPS Engine is added to the basic VME Timing board assembly the product becomes known as the GPS-VME. All functions described in this manual are available in the GPS-VME version. The VME-SG does not provide GPS related functions. Both the GPS-VME and the VME-SG may be configured with the optional alphanumeric display front panel assembly. In this manual these two board configurations are referred to as the Model VME-SG-GPS.

### 1.2 PURPOSE OF EQUIPMENT

The VME-SG-GPS is a precision time source that conforms with the IEEE 1014.C-1 VMEbus Specification. The VME-SG-GPS operates in one of the following three modes: Generator, GPS Synchronized Generator (GPS-VME only) or Code Synchronized Generator. In all modes the VME-SG-GPS is designed to supply precise time to a VME based computer. The time consists of microseconds through thousands of years. In the Generator mode the time can be started, stopped and preset via the VME bus. The Generator counters can also be started using an external reference 1 PPS pulse. In the GPS Synchronized Generator mode the card operates with the GPS Engine. Time and position are derived from the NAVSTAR Global Positioning System (GPS). In the Code Synchronized Generator mode the generator will phase lock to an external IRIG B time code. The code format can be either amplitude modulated or DC shift at RS-422 logic levels. In all synchronized modes the internal oscillator is disciplined to remove any frequency offset with respect to the external reference. This is necessary to maintain precise phase lock and to minimize drift error if the input reference is lost.

Time information and status are available to the VME computer bus in five, 16 bit words. Each word contains up to 4 packed BCD time values. Since no time ready flags must be set before time information can be read, the data is immediately available (zero latency). On board DIP switches select the memory address space where the VME-SG board resides.

Two independent time capture register sets are provided. Time is latched or "frozen" in one set of registers by a user read operation via the VME bus. This will provide time on request. The second set of capture registers has the time latched into it when an External Event pulse occurs. This allows time tagging of an External Event. An event normally is programmed to generate an interrupt to flag its occurance.

A Rate Generator is provided that is configured by the user to output one of 5 different pulse rates to the P2 connector. The Rate Pulse can also be configured to produce an interrupt to the VME processor.

Two Time Compare register sets are available that are preset with time values from hundreds of days through microseconds via the VME bus. When either compare time is equal to the generator time an output pulse is generated.

Four independently programmable interrupts are available each with software selectable priority. The interrupt sources are the External Event, Rate Pulse, Time Compare 1 and Time Compare 2.

The VME-SG-GPS is configured as an A16/D16 slave board responding to the Address Modifier codes hex 29 (short non-priviledged) and hex 2D (short supervisory). The VME-SG-GPS is memory mapped on any 256 byte boundary of the VME bus short address space using the eight position DIP switch located on the board.

### 1.3 PHYSICAL DESCRIPTION

The VME-SG configuration is a single slot board meeting the VME standard 6U height specification. When the optional display is added two slots are required. The GPS-VME configuration requires two slots with a 6U height.

### 1.4 ENVIRONMENTAL SPECIFICATIONS

The Model VME-SG-GPS is designed to operate over a wide ambient temperature range.

The environmental specifications are:

a. Operating	-	0 to +50 degrees C (+32 to +122 F)
b. Storage	-	-17 to +100 degrees C (0 to +212 F)
c. Humidity	-	To 95% relative, non-condensing

#### 1.5 POWER REQUIREMENTS

The maximum input power specifications are:

a.Voltage	-	+5VDC @ 700 ma
-		<u>+</u> 12 VDC @ 50 ma each,
		(from VME bus connector)

#### 1.6 SIGNAL SPECIFICATIONS

#### 1.6.1 GENERAL TO ALL MODES

Α.	VME Bus	-	Falling edge of /DSA to falling Access Time edge of /DTAK is less than 400 nanoseconds.
В.	Interrupts		

Number	-	Four independent
Priority	-	Configurable to any of seven levels.
Sources	-	External Event

- -
- -
- Programmed Rate Generator Programmed Compare Time #1 Programmed Compare Time #2 -

C. Time Compare Outputs

Outputs a pulse at the programmed compare time #1. Outputs a pulse at the programmed compare time #2. Asserts the Interval level during the interval between compare time #1 and compare time #2. Resolution 1 microsecond -Pulse Width -2 milliseconds Compare Mask milliseconds through hundreds of days Signal Level -Positive going, +5v @ +/- 6ma

See section 1.6.4 for P2/J2 pin assignment

D. External Freeze Event Input

Edge	-	Rising or falling
Input	-	Logic 0: 0 <u>+</u> .5 VDC
Voltage		Logic 1: +2.5 to 5 VDC
Input	-	4.7 K ohms to +5 VDC

The External Freeze Event signal may be input at the front panel BNC or on the P2/J2 connector. See section 1.6.4 for P2/J2 pin assignment.

E. Rate Generator Output

Outputs a programmed pulse rate. Rising edge on-time.

Rates	-	10K, 1K, 100, 10 and 1 Pulse Per Second (PPS)
Signal Level	-	Positive going, +5v @ +/- 6ma

See section 1.6.4 for P2/J2 pin assignment.

- F. Auto Leap Year calculated using year
- G. Internal Oscillator (TCVCXO)

Frequency	-	10MHz
Stability	-	1 PPM, 0 to +50 Degrees C
Aging	-	< 1PPM/Year

H. External Start Input

Start Timing	-	Selectable positive or negative edge.
Input Voltage	-	Logic Zero: 0vdc, +/5vdc
		Logic One: >+2.5vdc, <+5vdc
		Input Impedance: 4.7K Ohms to +5v

The External Start signal is input on the P2/J2 connector. See section 1.6.4 for P2/J2 pin assignment.

I. Pulse Rate

Frequencies	-	1PPS
Duty Cyle	-	50%
Amplitude	-	0vdc to +5vdc @ +/- 6ma
Timing	-	Positive going edge on time

See section 1.6.4 for P2/J2 pin assignment.

J. IRIG B DC Time Code Output (TTL)

Amplitude - 0vdc to +5vdc @ +/- 6ma

See section 1.6.4 for P2/J2 pin assignment.

K. IRIG B Amplitude Modulated Time Code Output

 Amplitude
 Adjustable from 0vpp to 10vpp into 600 Ohms to ground

 Ratio
 Adjustable from 2:1 to 5:1

See section 1.6.4 for P2/J2 pin assignment.

L. IRIG B DC Time Code Output (RS-422)

Signal Output - RS-422 Logic Levels

See section 1.6.4 for P2/J2 pin assignment.

#### **1.6.2 GENERATOR SPECIFICATIONS**

A. General Specifications

Indicators - Power, 1PPS LEDs

B. External Time Base Input (generator only)

Frequency	-	10MPPS
Input Voltage	-	Logic Zero: 0vdc, +/5vdc
		Logic One: >+2.5vdc, <+5vdc

The External Time Base signal is input on the P2/J2 connector. See section 1.6.4 for P2/J2 pin assignment.

# 1.6.3 SYNCHRONIZED GENERATOR SPECIFICATIONS

# A. General Specifications

B.	Indicator LEDs GPS Reference	- - -	Power 1 PPS Phase Locked Input Code Error
	Phase Accuracy	-	Less than 1 microsecond to UTC, typically less than 500 nanoseconds
	Osc. Freq. Discipline	-	Better than 1 E -7, typically 5 E -8
	Phase Correction Step Size	-	100 nanosecond after PHASE LOCK
	Position	-	Latitude, Longitude and Elevation 100 meters 2DRMS
	Time To First Lock	-	<20 minutes when at least 4 satellites available
	User Time Bias	-	<u>+</u> 99999 nanoseconds
	Local Offset	-	<u>+</u> 12 hours
C.	Reference Code Inp	out, Carr	ier
	Format	-	IRIG B122
	Amplitude	-	1vpp to 10vpp
	Impedance	-	10K ohms to ground
	Ratio	-	2:1 to 5:1
	Error Bypass	-	Fixed at 3 frames
	Osc. Freq. Discipline	-	Better than 1 E -7, typically 5 E -8
	Phase Accuracy	-	Less than 2 microsecond, typically less than 1 microsecond

Phase - 100 nanosecond after PHASE LOCK Correction Step Size

Phase - <u>+</u> 1 millisecond in 1 microsecond steps Compensation

The Time Code signal may be input at the front panel BNC or on the P2/J2 connector. See section 1.6.4 for P2/J2 the pin assignment.

### D. Reference Code Input, DC Shift (RS-422)

Format	-	IRIG B122
Signal	-	RS-422 logic level
Impedance	-	120 ohms selectable using JP1
Error Bypass	-	Fixed at 3 frames
Phase Accuracy	-	Less than 1 microsecond, typically less than 500 nanoseconds
Osc. Freq. Discipline	-	Better than 1 E -7, typically 5 E -8
Phase Correction Step Size	-	100 nanosecond after PHASE LOCK

The Time Code signal is input at the P2/J2 connector. See section 1.6.4 for P2/J2 the pin assignment.

# 1.6.4 I/O CONNECTOR SPECIFICATIONS

1. VME P2/J2 Connector

PIN #	ASSIGNMENT	PIN #	ASSIGNMENT
C1	1PPS OUT	A1	GND
C2	RATE PULSE OUT	A2	GND
C3	CODE INPUT (AM)	A3	GND
C4	TIME COMP #1 OUT	A4	GND
C5	TIME COMP #2 OUT	A5	GND
C6	INTERVAL OUT	A6	GND
C7	EXT EVENT INPUT	A7	GND
C8	EXTERNAL OSC INPUT	A8	GND
C9	GEN CODE OUT DC (TTL)	A9	GND
C10	GEN CODE OUT AM	A10	GND
C11	GEN CODE OUT (RS-422)+	A11	GEN CODE OUT (RS-422)-
C12	REF CODE IN (RS-422)+	A12	REF CODE IN (RS-422)-
C13	REF CODE OUT (RS-422)+	A13	REF CODE OUT (RS-422)-

Note:

Table 1-1

Gen Codes and Ref Codes are IRIG B format.

Ref Code Out (RS-422) is the Ref Code Input signal re-driven through an RS-422 driver for daisy chained systems.

- 2. Front Panel BNC Connectors
  - a. External Event Input

The External Event input is available on the front panel BNC labeled EXT EVENT. This input is in parallel with the same input on the P2/J2 connector.

b. Reference Code Input

The amplitude modulated time code input is available on the front panel BNC labeled CODE IN. This input is in parallel with the same input on the P2/J2 connector.

c. Generator Code Output

The amplitude modulated time code output is available on the front panel BNC labeled GEN CODE. This output is in parallel with the same output on the P2/J2 connector.

d. 1PPS Output
 The 1 pulse per second (PPS) output is available on the front panel BNC labeled 1PPS. This output is in parallel with the same output on the P2/J2 connector.

# 1.6.5 JUMPER SPECIFICATIONS

RS-422 Term Res (120 ohms)	-	Install jumper between JP1-2 and JP1-3 to enable termination (ON). Install jumper between JP1-1 and JP1-2 to disable (OFF).
GPS battery backup	-	Install jumper between JP2-2 and JP2-3 to connect battery (ON). Install jumper between JP2-1 and JP2-2 to disable (OFF).

### 1.6.6 OPTIONAL FRONT PANEL ALPHANUMERIC DISPLAY

Type-4 character by 4 line LEDDisplay<br/>Info-Time (days, hrs, min & sec)<br/>Date (month, day-of-month, year)<br/>Oper Mode (gen, code sync-gen, GPS sync-gen\*)<br/>Sync Status (oper errors, phase)<br/>Latitude\*(degrees, minutes& seconds)<br/>Longitude\* (degrees, minutes & seconds)<br/>Elevation\* (meters)<br/>Tracking Status\* (number of satellites)<br/>Self Test (error code)

\*available in GPS-VME only

### **SECTION TWO**

#### INSTALLATION AND OPERATION

### 2.1 INTRODUCTION

This section contains installation instructions and operating procedures for the VME-SG-GPS. As stated in section one there are two configurations of this product. The timing processor board alone is referred to as the VME-SG 2. When the GPS Engine is installed the board is referred to as the GPS-VME. The GPS-VME is capable of providing GPS related functions only.

#### 2.2 INSTALLATION

Unpack the unit and carefully inspect it for shipping damage. Any damage must be reported to the carrier immediately.

Prior to insertion of the card into the users subrack the following setup/configuration operations must be performed.

A. Base Address Selection:

The VME-SG-GPS will operate in the short address space selected by the DIP switch located in U2. The DIP switch has 8 sections identified as 1 - 8. Each section may be set ON or OFF to place the address space of the VME-SG-GPS on any 256-byte boundary. The switch sections correspond to VME address bits A8 - A15. Section 1 selects the least significant address. When the switch is in the ON position the zero address condition is asserted. Therefore, to select the lowest address in VME memory all 8 switch sections should be set "ON".

#### VME ADDRESS STRUCTURE





Figure 1 represents an OFFSET address of **00** Hex **XX00BB** where **XX** is the user defined MSB's, **00** is the user selectable VME-SG-GPS OFFSET and **BB** is the Board address space which is allocated for the VME-SG-GPS's I/O.

Switch Positions 1 through 8 control the OFFSET address of the VME-SG card.

To set the OFFSET ADDRESS:

Select the offset address <b>HEX</b> value you want to use, such as	3A
Convert the hex value to <b>BINARY</b> ,	00111010
<b>REVERSE</b> the order of the Binary number,	01011100
Set switches 1-8 using this <b>REVERSE BINARY NUMBER</b> .	ON=0, OFF=1



B. Backplane Jumpers:

The VME-SG-GPS has interrupt capability and the /IACKIN and the /IACKOUT signal lines are passed in and out of the board. Be sure that any backplane jumpers on these pins in the slot allocated to the VME-SG-GPS are removed even if the VME-SG-GPS interrupts are not enabled.

C. P2 Connector Conflicts:

Some systems use the P2/J2 connector for their local bus or other control signals. Several VME-SG-GPS input and output signals are located on the P2/J2 connector in rows A and C. Verify that there is no conflict. Table 1-1 in section 1.6.4 describes the pins used on the P2/J2 connector.

Mount the unit in the desired location and secure the front panel mounting screws. Mount the antenna in the desired location (see drawing 142-800). Connect the antenna lead-in to the front panel of the VME-SG-GPS.

## 2.3 **OPERATION, GENERAL INFORMATION**

This section describes operating procedures for the standard VME-SG-GPS. This manual describes some options that may not be present in the users particular card configuration.

Section 2.5 provides programming examples to further illustrate the operational capabilities of the VME-SG-GPS.

The VME-SG-GPS is configured as an A16/D16 slave board responding to the Address Modifier codes hex 29 (short non-privileged) and 2D (short supervisory). The interface consists of address decode logic, the VME-2000 interface controller chip and various bus interface handshake logic.

There are three operating modes that may be selected by the user. They are Generator, GPS Synchronized Generator and Code Synchronized Generator mode. At power up, the unit will initialize itself in the GPS Synchronized Generator mode.

Time and status information that is read from the card and configuration and control information that is written to the card is achieved with a 16 bit Dual Port RAM and specific hardware registers. The Dual Port RAM is the storage location for time, status and control information. The VME-SG-GPS writes the time and status words to the RAM at locations controlled by RAM addressing logic. Other areas of the RAM are written to directly via the VME interface to load configuration and control words. All operating modes and control of the VME-SG-GPS is performed using these location. Section 2.4.9 provides a detailed description of the control registers.

The VME-SG-GPS is capable of generating interrupts from up to four independent sources. The sources are the External Event input, the Pulse Rate logic and the 2 Time Compare Outputs. Each interrupt source separately configured with priority level as well as the interrupt vector returned over the VME bus during an interrupt acknowledge sequence. The Bus Interrupt Module (BIM) handles the VME interrupt operations. This device is programmed directly over the VME interface. Section 2.4.10 describes the Interrupt Control logic.

The VME-SG-GPS Rate Generation logic provides 5 different pulse rate outputs. The pulses can also trigger the VME bus interrupt (INT1). All pulse rate outputs are synchronous with the board timing. The pulse rate output is also available on the P2/J2 bus. Section 2.4.9 describes programming the Rate Generation Logic. Section 2.5 lists example routines.

The VME-SG-GPS contains 2 Time Coincidence Compare registers that each output a strobe at their programmed compare times. There is also an Interval logic level that is triggered high with compare strobe #1 and set low with compare strobe #2. The strobes are rising edge ontime and are set microsecond resolution. The compare strobes are also used to generate interrupts (INT2 and INT3) to the VME interface.

Time is captured using the External Event detection logic. The external event pulse active edge (rising or falling) selection is defined by Configuration Register #2, bit #2 (see section 2.4.6). When the external event pulse occurs, Time Capture register #2 contains the time. The External Event input pulse is programmed to generate the VME bus interrupt (INTO) to flag the user that the event input occurred.

A battery is provided on the board to supply power to the GPS Engine when the main power is off. The battery power drives RAM memory and a real time clock located on the GPS Engine card. The RAM is used to store position and almanac information. If this information is not available at power up the GPS Engine will perform a cold start and enter a Search The Sky mode to locate satellites. When a satellite is tracked, new almanac data is downloaded. This process can take anywhere from 12 to 25 minutes. This process is necessary to compute position and determine accurate time. See Position Mode in section 2.4 for more information.

After the VME-SG-GPS has attained phase lock and computed position, these parameters are maintained in the battery backed GPS Engine even if power is lost. When power is restored these parameters will be transferred into the time and position registers in the main processor board. This occurs a few seconds after the card has initialized itself. If UTC time is selected for output (config register #2, bit 7) the time information will indicate a difference of several seconds after power up since GPS time rather than UTC time is maintained in the GPS Engine during the power down time.

A jumper is installed on JP2 between pins 2 and 3 to connect the battery at the factory prior to shipment. If the card is to be stored for extended periods (months) the jumper should be installed between pins 1 and 2 which disconnects the battery. When power is ON there is no battery current drain.

# 2.4 OPERATION, DETAILED INFORMATION

## 2.4.1 GENERATOR

The Generator accumulates time using an internal or external time base and provides time information to the VME bus consisting of microseconds through thousands of years. The VME-SG-GPS contains two time capture register sets. Each capture register consists of five 16 bit word locations where the current time is "frozen". Time is captured in register number 1 when a time requests via the VME bus occurs. Time is captured in register number 2 by an External Event input. This allows the user to request time on demand as needed and also record when an external event has occurred even if both occur simultaneously.

The generator is started and stopped using Configuration Register #1. The user may preset the time from milliseconds through years while the Generator is stopped or running. The generator can be synchronously started using an externally generated 1 PPS signal. The start strobe, when enabled, is input via the External Event input connector. Either the rising or falling transition of the pulse is selected.

# 2.4.2 GPS SYCHRONIZED GENERATOR

The GPS Synchronized Generator mode operates as a Generator that is synchronized to the GPS Engine. The GPS Engine receives transmissions from the Global Positioning Satellite system and derives time that is traceable to the National Institute of Standards and Technology (NIST). If the GPS Engine indicates that good time is available, the card will phase lock the generator time registers. The VME-SG-GPS card contains a Voltage Controlled Temperature Compensated Crystal Oscillator (VCTCXO). The VCTCXO is disciplined to remove any frequency errors. The phase errors are removed by the Phase Correction logic which advances or retards the generator time using 100 nanoseconds steps.

When time from the GPS Engine is valid the front panel LOCK LED will blink slowly (2 second rate) until the phase errors are less than 10 microseconds. At that time the LOCK LED will blink faster (twice per second) until the generator is phase locked to < 1 microsecond and the oscillator frequency has stabilized. At that time the LOCK LED will be ON continuously. When time from the GPS Engine is not valid the LOCK LED will be OFF. If the GPS Engine is not operating properly the red LED indicator on the front panel identified as ERR illuminates. This LED may illuminate momentarily when power is applied to the card or when the operational mode is changed. See Table 2-1.

# 2.4.3 CODE SYCHRONIZED GENERATOR

The Code Synchronized Generator mode operates as a Generator that is synchronized to an external IRIG B input code. The VME-SG-GPS card will operate with either IRIG B amplitude modulated or IRIG B DC shift at RS-422 logic levels. The code input format selection is made via Configuration register 2, bit 3. The Sync-Gen will phase lock to the input code and discipline the VCTCXO. The phase correction logic advances or retards the time to keep it phase locked to the IRIG reference. The Generator time is phase shifted by 100 nanoseconds steps. The front panel LOCK LED indicator operates in the same manner as in the GPS Synchronized Generator mode indicating relative phase accuracy. See table 2-1. An ERR LED indicator on the front panel illuminates when the input code is not present, is of the wrong format or fails to pass numerous error detection criteria.

# 2.4.4 FRONT PANEL INDICATORS AND DISPLAY

LED INDICATORS - The VME-SG-GPS front panel has four indicator LEDs. They are labeled POWER, 1PPS, LOCK and ERR. The POWER indicator is on when power is applied to the card. The 1PPS indicator will blink once per second when the generator is running. The LOCK and ERR indicators are only used in the synchronized generator modes. The table below and sections 2.4.3 and 2.4.2 describe their operation.

LED <u>NAME</u>	CONDITION	DEFINITION
LOCK	Blinking Slowly Blinks Twice/sec ON Constantly OFF Constantly	Phase Error> 10 microseconds Phase Error < 10 microseconds Phase Error within spec Reference not valid
ERR	ON Constantly OFF Constantly	Reference failure Reference is OK

## Table 2-1, Front Panel LEDs

ALPHANUMERIC DISPLAY - An optional alphanumeric LED display is available that consists of 4 lines by 4 characters. The display allows the user to observe time, date, operational mode, sync status, position, satellite tracking status and self test results. A switch on the front panel is used to select the different displays. The time display will flash after power up in the GPS Sync-generator mode until LOCK has occurred. This indicates that the time is not accurate.

## 2.4.5 OSCILLATOR DISCIPLINE

The VME-SG-GPS will discipline the VCTCXO by driving a control voltage to the oscillator so that its frequency relative to the time reference is as small as possible. The accumulative phase error generated due to the frequency error of the oscillator is used to drive the voltage control circuitry. If the time reference is lost oscillator discipline will cease. The time will drift at a rate that is dependent on how well the oscillator was disciplined and future changes in ambient temperature. The oscillator will discipline to the reference to better than 1 part in ten to the seventh (typically 5 parts in ten to the eighth). The oscillator has a temperature stability of 1 part in ten to the sixth from 0 to 50 degrees C. The major contributor to time drift when no reference is present is temperature.

# 2.4.6 READING TIME

There are two capture register sets available in the VME-SG-GPS for the storing and reading of the Generator time. There are time read examples in the Programming Examples description Section 2.5.

#### Time Capture Registers #1

A computer read command via the VME interface is used to "freeze" the time in Capture Register Set #1. The address that is read to assert the freeze is at the board base address plus offset hex 40. The time is read in five 16 bit words at offsets hex 42 (word 1), 80 (word 2), 82 (word 3), 84 (word 4) and 86 (word5). Reading the location at offset hex 44 releases the freeze registers.

### Time Capture Register #2

Time Capture Register 2 is "frozen" by the External Event input pulse. The time is read in five 16 bit words at offsets hex 46 (word 1), 88 (word 2), 8A (word 3), 8C (word 4) and 8E (word 5). Reading the location at offset hex 48 releases the freeze condition. The External Event interrupt is used to determine that an external pulse occurred.

The data is in a packed BCD format as described below in table 2-2.

	Data Bits			
	15 14 13 12	11 10 9 8	7654	3 2 1 0
Word 1	Unit Msec	Hund Mic-sec	Tens Mic-sec	Unit Mic-sec
Word 2	Tens Seconds	Unit Seconds	Hund Msec	Tens Msec
Word 3	Tens Hours	Unit Hours	Tens Minutes	Unit Minutes
Word 4	Status *	Hund Days	Tens Days	Unit Days
Word 5	Thous Years	Hund Years	Tens Years	Unit Years
* Status Definition Bit 12 - Input Reference Error (Sync-Gen Modes) Bit 13 - Phase Locked (Sync-Gen Modes) Bit 14 - Reserved Bit 15 - Reserved				

Table 2-2, Time Words

# 2.4.7 READING POSITION

When in the GPS synchronized generator mode position information is generated by the GPS Engine. Position consists of latitude and longitude in degrees, minutes, seconds with North/South/East/West indicators and elevation in meters above or below sea level. The position information actually defines the location of the antenna.

Position data is read at address offsets hex 90 - 9E. All values are packed BCD except for the North/South and East/West indications which are ASCII byte values. Table 2-3 below describes each position register with its address offset and data organization.

1		
0090		Latitude
		(0, Hund, Tens, Units degrees)
0092		Latitude
		(Tmin, Umin, Tsec, Usec)
0094		Latitude
0034		
		(N/S, Tenths seconds)
0096		Longitude
		(0, Hund, Tens, Units degrees)
0098		Longitude
		(Tmin, Umin, Tsec, Usec)
009A		Longitude
UUSA		
		(E/W, Tenths Seconds)
009C		Elevation
		(Sign, Ten Thous & Thous Meters)
009E		Elevation
		(hund, Tens, Unit and Tenths Meters)
	**	The right most value is in the least
		significant nibble of the 16 bit word.

Table 2-3, Position

# 2.4.8 LOADING POSITION

When in the GPS synchronized generator mode the position of the antenna is loaded using the position registers described above. It is sometimes advantageous to load the position of the antenna since accurate antenna position will reduce timing errors. Accurate time is computed if only one satellite is tracked when the position information is known. Due to buildings or other physical obstruction 4 or more satellites may not be in view with great enough regularity to allow the VME-SG-GPS card to compute position conveniently.

The Position Computation Mode must first be set to KNOWN so the GPS Engine will stop computing new position data. In all modes the position is output to the registers described above except when the Position Update Inhibit bit is set. This bit is contained in configuration register #2, bit #4. This bit allows the registers to be used for loading new position from the VME bus.

The position data is written to the position registers in the same format described above. When this is completed the Position Load Request bit in configuration register #2, bit 5 is set. This causes the position data and current time to be formatted and transferred to the GPS Engine. If the GPS Engine is not tracking satellites the current time information residing in the VME-SG-GPS card must be roughly accurate (within several minutes).

Both the Load Position Request bit and the Position Update Inhibit bits will clear when the load sequence has completed.

### 2.4.9 OPERATIONAL CONFIGURATION AND STATUS REGISTERS

The user has access to several registers which are used to control and read status from the VME-SG-GPS. All of these registers are written to and read via the VME bus. The Configuration registers are used to control all generator and synchronized generator operations. Several registers contain position (Longitude, Latitude and Elevation) and GPS receiver operational status. The user determines the physical address of the registers by adding the hexadecimal offset for each register to the VME-SG-GPS base address. Section 2.2 part A describes the VME-SG-GPS base address. The following describes each of the configuration and status registers:

#### CONFIGURATION REGISTER 1 (base address + hex 00A0)

This register is used to set the Operational mode, Start/Stop the Generator, enable the Generator preset, select internal or external oscillator, and enable the interrupts.

- bits: 0 Operation Mode Select (bit 1)
  - 1 Operation Mode Select (bit 2)
    - 2 Generator Stop
    - 3 Generator Preset Enable
    - 4 External Start Enable
    - 5 External Oscillator Select
    - 6 NU (not used)
    - 7 Interrupt Enable
    - 8 NU
    - 9 NU
    - 10 NU
    - 11 NU
    - 12 NU
    - 13 NU
    - 14 NU
    - 15 NU
    - a) Mode Bits 0 and 1 determine the operation mode as follows:
    - bit 2 bit 1

0

1

- 0 0 Generator
  - 1 GPS Synchronized Generator
    - 0 IRIG B Synchronized Generator

Generator Mode - In this mode the VME-SG-GPS card operates as a simple generator that increments time using the internal or external time base. Some generator controls available are start and stop, external start via an external pulse and time preset.

GPS SYNC-GEN - In this mode the VME-SG-GPS card will use the GPS Engine to determine time and position. Most generator controls as described above are disabled in the Sync-gen modes.

IRIG B SYNC-GEN - In this mode the VME-SG-GPS card will use an external time code input as a time reference. The input code format is IRIG B (amplitude modulated) or IRIG B (DC shift at RS-422 logic levels). The format is selected using Configuration Register 2, bit 3. When IRIG B at RS-422 levels is used the signal input is terminated with a 120 ohm resister when a jumper is installed on JP1 pins 2 and 3.

b) Generator Start/Stop - The Generator accumulates time when bit 2 is zero. The Generator stops when this bit is a 1.

c) Generator Preset - Bit 3 controls the presetting of the Generator time. When this bit is set the VME-SG-GPS will clear the Generator time counters (unit microseconds through hundreds of microseconds) and transfer the time found in the Time Preset registers (milliseconds through thousands of years). This bit will self clear after the preset has completed.

d) External Start Enable - Bit 4 enables the Generator External Start function. This feature allows the user to synchronize the card in the generator mode to an external reference 1PPS pulse.

After the generator mode is selected, connect the external start 1 PPS at either the External Event BNC on the front panel or on pin C7 of the P2/J2 connector.

First, determine if the rising or falling edge of the reference 1 PPS marks the beginning of the second and select the appropriate edge as described under CONFIGURATION REGISTER 2, External Event Falling Edge Select in this section.

Second, stop the Generator using bit 2 as described above under Generator Start/Stop.

Next, load the start time into the Preset Time Registers as described later in this section.

Finally, set bit 4 of Configuration Register 1. The next 1 PPS edge will Start the generator. Set bit 4 in the second prior to the start time.

e) External Oscillator Select - Set bit 5 to select the external 10 MHz input as the Generator time base. Clear bit 5 to select the internal time base. The external oscillator input is on pin C8 of the P2/J2 connector. An external oscillator should only be selected in the generator mode. The 10 MHz input must be at TTL logic levels. The signal duty cycle should be greater than 10%. f) Interrupt Enable - Each interrupt has an associated latch that is set when its interrupt source occurs but only if the Interrupt Enable (bit 7) is set. Since spurious interrupt sources could occur during initialization and setup this bit initializes in the cleared (disabled) state. This will guarantee that only interrupts sources that occur after the bit has been set will drive the VME interrupt logic. The BIM chip must still be programmed to enabled each interrupt and set priority levels. For details see VME Interrupt Control in section 2.4.10.

#### CONFIGURATION REGISTER2 (base address + hex 00A2)

This register controls the External Event active edge selection, Sync-Gen reference code format and synchronization and the Interval output negation.

bits:	0	-	Not Used (NU)
	1	-	NU
	2	-	Ext Event Active Edge Select
	3	-	IRIG B Format (AM or DC)
	4	-	Position Update Inhibit
	5	-	Position Load Request
	6	-	Negate Interval
	7	-	GPS Time Output
	8	-	NU
	9	-	NU
	10	-	NU
	11	-	NU
	12	-	NU
	13	-	NU
	14	-	NU
	15	-	NU

a) External Event Active Edge Select - Bit 2 selects the active edge (rising or falling) of the signal that drives the External Event input. When this bit is a zero the rising edge is active. A one selects the falling edge.

b) IRIG B Format Select - Bit 3 is used when in the Code Sync-Generator mode. The VME-SG-GPS card is capable of using either IRIG B amplitude modulated code or IRIG B DC shift at RS-422 logic levels. When bit 3 is zero the amplitude modulated format is used and when set DC shift is used. IRIG B amplitude modulated is input to the VME-SG-GPS card at the front panel Code Input BNC or at P2/J2 pin C3. The DC format is input P2/J2 pins C9 (+) and A9 (-). See section one for the P2/J2 pin description.

c) Position Update Inhibit - Normally bit 4 is not set and position information (latitude, longitude and elevation) are available from the GPS Engine. Position information is read from the position registers at offset hex 90 - 9E. It may be necessary to enter the position when multiple satellite visibility is limited due to physical obstructions such as buildings. The card must first be placed in the "Known" Position Mode. The updating of the position registers is inhibited by setting bit 4. After the known position has been entered, bit 5, the Position Load bit (described below) is set. This will enable the VME-SG-GPS card to transfer the new position to the GPS Engine. The Position Output Disable bit and the Position Load bit will both be cleared when the load operation has completed. See the Loading Position description in this section 2.4.8.

d) Position Load - this bit (5) is used in conjunction with the Position Output Disable bit described above. It generates a request to the VME-SG-GPS to transfer the position information loaded by the user into the GPS Engine.

e) Negate Interval - Set bit 6 to clear the Interval output signal. This bit may be set at any time the user wishes to guarantee that the Interval output is negated or to abort a time coincidence operation when already in the interval period. Bit 6 is automatically cleared when the Interval is cleared. This process will generate a Stop pulse.

f) GPS Time Output Flag When the VME-SG-GPS card is in the GPS Sync-gen mode, setting bit 7 will cause time outputs to reflect GPS time. When bit 7 is a zero the card outputs UTC time. UTC time is affected by leap seconds. GPS time will normally be several seconds ahead of UTC time and is not affected by leap seconds.

#### **POSITION MODE (base address + hex 00A4)**

This register is used to select the GPS Position Mode. The GPS Receiver will compute position information if 4 or more satellites are available with a Vertical and Horizontal Dilution of Precision (VDOP and HDOP) of 6 or less. If the position is known, time may be determined with only one satellite. The Position Mode allows the user to determine the manner in which the position of the antenna (latitude, longitude and elevation) is determined. There are 4 modes available. Each mode with the value representing it in the Position Mode registers is shown below:

Ch	aracter	MODE
0	_	Known
1	-	
	-	Survey
2	-	Automatic
3	-	Dynamic

a. KNOWN - In the Known mode the current position will be held fixed. If the user knows the position of the antenna it is entered via the Position registers when in this Position Mode. Position data can be entered only while the Position Mode is in the Known mode. If the unit is stationary this mode will provide the best timing accuracy assuming the position is correct. When the position is known only one satellite is necessary to determine accurate time.

b. SURVEY - In the Survey mode the GPS Receiver is directed to compute position. There must be 4 satellites in view to calculate Latitude, Longitude and Elevation. When only 3 satellites are available the Elevation will be held fixed at the last computed value. The GPS Engine will compute position only when HDOP and VDOP values are less than 6.

c. AUTO - The Automatic mode is a combination of the Survey and Known Position modes. When the Auto Position mode is asserted the GPS Receiver is placed in the Survey mode until accurate position with DOPs of 6 or less has been computed. At that time the unit will automatically switch to the Known mode, holding the current accurate position fixed. This mode makes it unnecessary for the user to watch the unit to determine when good position has been computed and then place the unit in the Known mode.

d. DYNAMIC - The Dynamic mode is used when the unit is moving at velocities up to 1000 knots. The GPS Receiver can determine 3 dimensional position (Latitude, Longitude and Elevation) when 4 or more satellites are in view. When only 3 satellites are available the last elevation value computed will be held fixed and the unit will compute 2 dimensional position. Time lock is not possible if less than 3 satellites are available.

### LOCAL OFFSET (base address + hex 00A6)

This register allows for the output of local time from the VME-SG-GPS. This parameter is used in the GPS synchronized generator mode only to convert the time received from the GPS Engine time reference to local time. The Local Offset is any value between + 12 and - 12 hours. The following describes the Local Offset word:

	Data Bits	
15 14 13 12 11 10 9 8	7654	3 2 1 0
+/- Sign (ASCII)	Tens Hours	Unit Hours

## **RATE OUTPUT SELECTION (hex 00A8)**

This parameter controls the Pulse Rate generation logic. The Pulse Rate output is available at the P2/J2 connector pin C2. Five different Pulse Rates are available as described in the table below. The rising edge of the pulse rate output is active and "on time". The duty cycles for the different rate outputs are specified in section one.

The Pulse Rate output can also generate VME interrupts. For more information about the Rate Generation INT1 interrupt see section 2.4.10.

<u>Character</u>	RATE
0 - 1 - 2 - 3 - 4 - 5 -	Pulse Rate Disabled 10,000 Pulses Per Second (PPS) 1000 PPS 100 PPS 10 PPS 1 PPS

## **OSCILLATOR CONTROL VOLTAGE SETTING (hex 00AA)**

The Oscillator Control Voltage Setting is a 16 bit hexadecimal value that indicates the current output from the frequency control digital to analog (DAC) converter. The DAC output controls the frequency of the crystal oscillator that is the time base for all generator/sync-generator operations. This output will range between 0 and hex FFFF. In the GPS sync-gen mode after the card has attained phase lock, a midrange DAC value of about hex 7FFF  $\pm$  1000 is normal. With aging the oscillator DAC setting will change to maintain good oscillator discipline. If DAC settings near 0 or hex FFFF are observed this indicates that either a failure has occurred or the oscillator needs to be recalibrated.

In the Code Sync-gen modes this value may vary from its midrange value significantly depending on the frequency accuracy and stability of the generator that is providing the IRIG B reference code.

### **GENERATOR PRESET TIME REGISTERS (hex 00AC - 00B8)**

The 9 byte locations shown in the table below are used to preset the Generator. Only the least significant byte in each word location is used. The preset registers contain milliseconds through thousands of years. The registers are shown with their base address offset.

Label	Description	Hex Address Offset
PUMS	Unit Milliseconds	00AC
PMS	Hundreds & Tens Msec	00AE
PSEC	Tens & Unit Seconds	00B0
PMIN	Tens & Unit Minutes	00B2
PHRS	Tens & Unit Hours	00B4
PDYS1	Tens & Unit Days	00B6
PDYS2	Hundreds Days	00B8
PYRS1	Tens & Units Years	00BA
PYRS2	Thous & Hund Years	00BC

Once loaded the contents of the preset registers are transferred to the Generator time registers when the Generator Preset Enable flag (Configuration Word 1, bit 3) is set. This bit is automatically cleared after the load takes place. The data as shown in the table above is formatted in packed BCD. The least significant digit is in the lower 4 bits of the byte.

## POSITION UPDATE FLAG (hex 00BE)

The position information (latitude, longitude and elevation) is updated once per second. The data is written during the 998 millisecond of the second. Prior to the update at approximately 995 milliseconds the Position Update flag is set. The flag will clear at zero milliseconds. The user should not read the position information while the Position Update flag is set. Since the flag will go high before the data is written the user may read the position data any time the flag is not set and know that there are at least 3 milliseconds before the data will possibly change.

#### CODE SYNC-GEN PHASE COMPENSATION (hex 00D0)

When the VME-SG-GPS card is using IRIG B AM code as the time reference there are inherent propagation delays present. The delays are normally due to signal distribution amplifiers, or other transmission media that is present. In addition input code is input to the cards Automatic Gain Control (AGC) circuit and then a Zero Crossing detector. Both of these circuits can contribute small delays. The Code Sync-gen Phase Compensation word is used to correct any fixed phase errors either positive or negative. The word written to hex offset D0 must be a 16 bit signed binary number representing microseconds of compensation. The range of compensation is between - 1000 and + 1000 microseconds. A magnitude of 1000 microseconds is all that will result even if larger values are entered.

### GPS USER TIME BIAS (hex 00D2 - 00D4)

The GPS User Time Bias is only used in the GPS Sync-gen mode to compensate for cable or preamplifier time delays. The available values range from -99999 to +99999 ns. There are two 16 bit words allocated for this parameter. The table below shows how the data is organized. The first word containing sign and ten thousands of nanoseconds is at offset hex D2. Thousands through units nanoseconds are packed in the word at offset hex D4.

Data Bits						
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
+/- Sign	+/- Sign (ASCII) 0 10,000 nsec					
Thous nsec Hund nsec		Tens nsec	Unit nsec			

### NUMBER OF SATELLITES TRACKED (hex 00D6)

This word provides the number of satellites that the GPS Engine is currently tracking.

## SELF TEST (hex 00DE)

The Self Test word indicates the results of diagnostic testing that is done at power up and during normal operation. The Self Test results are found in the least significant byte at offset hex DE. The byte will contain a BCD number value representing any operational errors that may have occurred. The table below describes all the possible error conditions and their number representation.

Code		Error Condition
0	-	No errors detected
1	-	RAM memory failure
2	-	Processor clock failure
3	-	GPS engine communication failure
4	-	GPS engine operational failure
5	-	DAC setting near maximum or minimum

## COINCIDENCE TIME COMPARE REGISTERS (hex 00E0 - 00FE)

The VME-SG-GPS has two sets of coincidence time compare registers identified as #1 and #2. When the generator time is equal to the values in either compare registers a pulse output will be asserted on the P2/J2 connector. The Interval level output sets at the occurrence of coincidence compare time #1 and resets at the occurrence of coincidence compare pulses are 2 milliseconds wide.

Each Coincidence Compare register set is made up of eight locations one byte wide. The compare values entered are from microseconds through hundreds of days. The registers are shown in the table below with their contents and base address offsets. Each Coincidence Compare register set also has a MASK value. The MASK value is a hexadecimal (4 bit) number between 0 - hex A. The MASK limits the range of time that will be used in the compare operation. For example if the MASK value is zero, all compare time values (hundreds days - microseconds) are used. If the MASK value is a 1, then the hundreds of days value is ignored. The table below indicates the time values that are used with each associated MASK value. Using a MASK value allows compare pulses to occur at regular time intervals. For example a MASK value of hex B would only allow compares from microseconds through milliseconds to occur. This would cause a pulse to occur every ten milliseconds at the precise microsecond programmed.

Label	Description	Hex Address Offset	
COMP1-1	Tens & Units Microseconds	00E0	
COMP1-2	Unit Msec & Hundreds Microsec	00E2	
COMP1-3	Hundreds & Tens Milliseconds	00E4	
COMP1-4	Tens & Unit Seconds	00E6	
COMP1-5	Tens & Unit Minutes	00E8	
COMP1-6	Tens & Unit Hours	00EA	
COMP1-7	Tens & Unit Days	00EC	
COMP1-8	MASK1, Hundreds Days	00EE	
COMP2-1	Tens & Units Microseconds	00F0	
COMP2-2	Unit Msec & Hundreds Microsec	00F2	
COMP2-3	Hundreds & Tens Milliseconds	00F4	
COMP2-4	Tens & Unit Seconds	00F6	
COMP2-5	Tens & Unit Minutes	00F8	
COMP2-6	Tens & Unit Hours	00FA	
COMP2-7	Tens & Unit Days	00FC	
COMP2-8	MASK2, Hundreds Days	00FE	

	MASK		TIME CON	<i>I</i> APE
hex	0	Hundreds Days	-	Microseconds
	1	Tens Days	-	Microseconds
	2	Unit Days	-	Microseconds
	3	Tens Hours	-	Microseconds
	4	Unit Hours	-	Microseconds
	5	Tens Minutes	-	Microseconds
	6	Unit Minutes	-	Microseconds
	7	Tens Seconds	-	Microseconds
	8	Unit Seconds -	Micros	seconds
	9	Hund Millisec	-	Microseconds
	А	Tens Millisec	-	Microseconds
	В	Unit Millisec	-	Microseconds

Each Coincidence Compare output is designed to generate its own independent interrupt. The Coincidence Compare #1 output pulse will generate the INT2 interrupt. The Coincidence Compare #2 pulse will generate the INT3 interrupt. For more information see section 2.4.10.

### 2.4.10 VME INTERRUPT CONTROL

The heart of the Interrupt Control logic is the Bus Interrupter Module (BIM). It handles up to 4 independent sources of interrupt requests and is fully programmable directly over the VME bus. When the system interrupt handler or processor responds with an interrupt acknowledge cycle, the BIM chip can respond supplying an interrupt vector. Control and setup is facilitated by a separate control register for each interrupt source. This manual includes programming examples in section 2.5 that show how to setup the BIM for various interrupting sources with priority and vector setup. The following table lists the offset from the VME-SG-GPS base address where the Control and Vector registers for each interrupt source is located.

Register	Source	Offset
INT0	Control External Event	0000
INT1	Control Rate Generator	0002
INT2	Control Coincidence Compare #1 Pulse	0004
INT3	Control Coincidence Compare #2 Pulse	0006
INT0	Vector External Event	8000
INT1	Vector Rate Generator	000A
INT2	Vector Coincidence Compare #1 Pulse	000C
INT3	Vector Coincidence Compare #2 Pulse	000E

### **BIM CONTROL REGISTERS**

There is one control register for each interrupt source. Each 8-bit control registers is divided into several fields. The following is a description of each bits functions:

bits: 0 - L0 (IRQ Interrupt Level bit 0)

- 1 L1 (" " bit 1)
- 2 L2 (" " bit 2)
- 3 IRAC (Interrupt Auto Clear)
- 4 IRE (Interrupt Enable)
- 5 X/IN (External/Internal)
- 6 FAC (Flag Auto Clear)
- 7 Flag

L0, L1, L2 - Bits 0, 1 and 2 determine the interrupt response level. The following table illustrates the possible settings:

L2	L1	LO	IRQ LEVEL
0	0	0	Disabled
0	0	1	IRQ1
0	1	0	IRQ2
0	1	1	IRQ3
1	0	0	IRQ4
1	0	1	IRQ5
1	1	0	IRQ6
1	1	1	IRQ7

IRAC (Interrupt Auto-Clear) - Set bit 3 to clear the Interrupt Enable bit (below) during an interrupt acknowledge cycle responding to this request. To enable the interrupt for further interrupts the IRE bit must be set again by writing to the control register.

IRE (Interrupt Enable) - Set bit 4 to enable the interrupt associated with the control register.

X/IN (External/Internal) - Bit 5 determines the response of the BIM during an interrupt acknowledge cycle. If the X/IN bit is clear the BIM will respond with vector data and a /DTACK signal. When set, no vector is supplied and no /DTACK is given. The VME-SG-GPS should always be configured with this bit cleared as no other device will supply the necessary interrupt vector.

FAC (Flag Auto-Clear) - Set bit 6 to cause the FLAG bit (below) to automatically clear during an interrupt acknowledge cycle.

FLAG - Bit 7 is a flag bit that is provided for the user if desired. It has no effect on the operation of the BIM chip.

#### **BIM VECTOR REGISTERS**

There is one vector register for each interrupt source. Each vector register may be programmed to supply a data byte during its interrupt acknowledge cycle if the associated External/Internal (X/IN) control register bit is clear. The byte is used to compute the location in the vector table where the address of the interrupt service routine is located. The location in the vector table is computed by multiplying the vector byte by 4 since each vector table jump address occupies 4 bytes.

### 2.4.11 VME-SG-GPS MEMORY MAP

The following table describes the VME-SG-GPS memory map. Each locations address is computed by adding the offset to the data or register of interest to the cards base address. As described in section 2.2 part A the base address is defined by the 8 section dip switch located on the board.

Base Address	Location				
Offset (hex)	Description				
0000	BIM Control Register INT0				
0002	BIM Control Register INT1				
0004	BIM Control Register INT2				
0006	BIM Control Register INT3				
0008	BIM Vector Register INT0				
000A	BIM Vector Register INT1				
000C	BIM Vector Register INT2				
000E	BIM Vector Register INT3				
0040	Generator Time Request				
0042	Gen Freeze Reg 1, Word 1,				
	(Umsec, Husec, Tusec, Uusec)				
0044	Gen Freeze Reg 1 Release				
0046	Gen Freeze Reg 2, Word 1,				
	(Umsec, Husec, Tusec, Uusec)				
0048	Gen Freeze Reg 2 Release				
0080	Gen Freeze Reg 1, Word 2				
	(Tsec, Usec, Hmsec, Tmsec)				
0082	Gen Freeze Reg 1, Word 3				
	(Thours, Uhours, Tmin, Umin)				
0084	Gen Freeze Reg 1, Word 4				
	(Status*, Hdays, Tdays, Umin)				
	Status Bits: 1 - Reference Error				
	2 - SyncGen Phase Locked				
	3 - Reserved				
	4 - Reserved				
0086	Gen Freeze Reg 1, Word 5				
	(Thyears, Hyears, Tyears, Uyears)				

Base Address	Location				
Offset (hex)	Description				
0088	Gen Freeze Reg 2, Word 2				
	(Tsec, Usec, Hmsec, Tmsec)				
008A	Gen Freeze Reg 2, Word 3				
	(Thours, Uhours, Tmin, Umin)				
008C	Gen Freeze Reg 2, Word 4				
	(Status*, Hdays, Tdays, Udays)				
	Status bits: 1 - Reference Error				
	2 - SyncGen Phase Locked				
	3 - Reserved				
	4 - Reserved				
008E	Gen Freeze Reg 2, Word 5				
	(Thyears, Hyears, Tyears, Uyears)				
0090	Latitude				
	(0, Hund, Tens, Units degrees)				
0092	Latitude				
	(Tmin, Umin, Tsec, Usec)				
0094	Latitude				
	(North/South, Tenths seconds)				
0096	Longitude				
	(0, Hund, Tens, Units degrees)				
0098					
0004	(Tmin, Umin, Tsec, Usec)				
009A	Longitude				
0000	(East/West, Tenths Seconds)				
009C	Elevation				
0005	(Sign, Ten Thous & Thous Meters)				
009E	Elevation				
	(hund, Tens, Unit & Tenths Meters)				

Base	Location
Address	Description
Offset (hex)	Decemption
00A0	Configuration Reg 1
	bits: 0 - Mode Bit 1
	1 - Mode Bit 2
	2 - Gen Stop 3 - Gen Preset Enable
	4 - External Start Enable
	5 - External Osc Select
	6 - NU
	7 - Interrupt Enable
	8 - NU
	9 - NU
	10 - NU
	11 - NU
	12 - NU
	13 - NU
	14 - NU
	15 - NU
00A2	Configuration Reg 2
	bits: 0 - NU
	1 - NU 2 Ext Event Fell Edge Active
	<ul><li>2 - Ext Event Fall Edge Active</li><li>3 - Sync Gen IRIG B (AM or DC)</li></ul>
	4 - Position Update Inhibit
	5 - Position Load Request
	6 - Negate Interval Output
	7 - GPS Time Select (optional)
	8 - NU
	9 - NU
	10 - NU
	11 - NU
	12 - NU
	13 - NU
	14 - NU
	15 - NU
00A4	Position Computation Mode
00A6	Local Time Offset (sign, hours)
00A8	Pulse Rate Output Select
00AA	DAC Setting (hexadecimal)

Base Address	Location		
Offset (hex)	Description		
00AC	Gen Preset	(0, Msec)	
00AE	" "	(Hmsec, Tmsec)	
00B0	" "	(Tsec, Usec)	
00B2	" "	(Tmin, Umin)	
00B4	" "	(Thours, Uhours)	
00B6	" "	(Tdays, Udays)	
00B8	" "	(0, Hdays)	
00BA	" "	(Tyears, Uyears)	
00BC	" "	(Thyears, Hyears)	
00BE		Position Update Flag	
00D0		Code Sync-gen Phase Compensation	
00D2		GPS User Time Bias (word1)	
00D4		GPS User Time Bias (word2)	
00D6		Number Satellites Tracked	
00D8		Reserved Registers	
00DA		" "	
00DC		"	
00DE		Self Test	
00E0		Coin Compare #1 (Tusec, Uusec)	
00E2		" " (Umsec, Husec)	
00E4		"""""(Hmsec, Tmsec)	
00E6		" " " (Tsec, Usec)	
00E8		""""(Tmin, Umin)	
00EA		"""" (Thours, Uhours)	
00EC		"""" (Tdays, Udays)	
00EE		"""" (Mask, Hdays)	
00F0		Coin Compare #2 (Tusec, Uusec)	
00F2		""""(Umsec, Husec)	
00F4		""""(Hmsec, Tmsec)	
00F6		""""(Tsec, Usec)	
00F8		""""(Tmin, Umin)	
00FA		"""" (Thours, Uhours)	
00FC		"""" (Tdays, Udays) ´	
00FE		" " " (Mask, Hdays)	

0000 000000 RMAT		CPU	"68000. HOF	TBL" ; CPU T "MOT16"	ABLE ; HEX OUTPUT FO
0000000D 0000000A 000c0082 ESS		CR: LF: UARTD:	EQU EQU EQU	0DH 0AH 0C0082H	;UART DATA ADDR
00000080	adhun Indeas	UARTS:	EQU	0C0080H	;UART STATUS AD
DRESS 00008000 GISTER		PFLAG:	EQU	008000н	; PROMPT FLAG RE
00008002 FLAG REGISTER		·IOFLAG:	EQU	008002H	;INTERVAL OVER
00FF0040, RESS GEN REG 1		FRZ1:	EQU	0FF0040H	;FREEZE CMD ADD
00FF0042 D A (UNIT MICH			EQU	0FF0042H	;GEN REG 1, WOR
D A (ONIT MIC) 00FF0044 DDRESS GEN RE(	ionana nano		EQU	0FF0044H ·	;UNFREEZE CMD A
00FF0080 D B (.01 SEC -	-Victorean - Aldibara		EQU	OFF0080H	;GEN REG 1, WOR
OOFFOO82 D C (MINS & HO	iolean iiritista		EQU	0FF0082H	;GEN REG 1, WOR
00FF0084 D D (DAYS & S		GREG1D:	EQU	0FF0084H	;GEN REG 1, WOR
	-Selata -relation			0FF0086H	;GEN REG 1, WOR
00FF0046 D A (UNIT MICH			EQU	0FF0046H	;GEN REG 2, WOR
00FF0048 DDRESS GEN REG	volastine 1006atin		EQU	OFF0048H	;UNFREEZE CMD A
00FF0088 D B (.01 SEC -	, terrese , ventos		EQU	0FF0088H	;GEN REG 2, WOR
00FF008A D C (MINS & HO	internet Geogletik		EQU	0FF008AH	;GEN REG 2, WOR
OOFFOO8C D D (DAYS & ST	anangan Soomaa	GREG2D:	EQU	OFF008CH	;GEN REG 2, WOR
00FF008E D E (CONTROL	slinkes valley			OFF008EH	;GEN REG 2, WOR
00FF0000 G 1 00FF0002 G 2 00FF0004 G 3	anaga Anagay	BIMC1:	EQU	0FF0000H	;BIM CONTROL RE
		BIMC2:	EQU	0FF0002H	;BIM CONTROL RE
	Anteria Guarter	BIMC3:	EQU	0FF0004H	;BIM CONTROL RE
00FF0006	wango Alalam	BIMC4:	EQU	0FF0006H	;BIM CONTROL RE

G 4					
00FF0008 1	unang. -anibur	BIMV1:	EQU	0FF0008H	;BIM VECTOR REG
00FF000A 2	Activity Holding	BIMV2:	EQU	OFFOOOAH	;BIM VECTOR REG
00FF000C 3	(anda) Innaya	BIMV3:	EQU	OFFOOOCH	;BIM VECTOR REG
00FF000E 4	nem alati	BIMV4:	EQU	OFF000EH	;BIM VECTOR REG
OOFFOOAO REG 1	som som	CFREG1:	EQU	OFFOOAOH	;CONFIG/CONTROL
NLG 1 OOFFOOA2 "2	inneath naocht	CFREG2:	EQU	0FF00A2H	11 II
		LOCAL: RATE: DAC: GPRST1:	EQU EQU	OFFOOA6H OFFOOA8H OFFOOAAH OFFOOACH	;LOCAL OFFSET ;VME RATE ;VME DAC OUTPUT ;GENERATOR PRES
00FF00AE	-renerge -sucheredia	GPRST2:	EQU	OFFOOAEH	• 11 II
00FF00B0	(Hmsec, Tms = (Tsec, Usec	GPRST3:	EQU	OFFOOBOH	- 17 IT
00FF00B2	(Isec, Usec = (Tmin, Umin	GPRST4:	EQU	OFF00B2H	* 11 TI
00FF00B4	(Thrs, Uhrs	GPRST5:	EQU	OFF00B4H	77 T3
00FF00B6		GPRST6:	EQU	OFF00B6H	
00FF00B8	(Tday, Uday	GPRST7:	EQU	OFF00B8H	* 33 II
OOFFOOBA	( 0 , Hday = (Tyrs, Uyrs	GPRST8:	EQU	OFFOOBAH	- 19 YT /
00FF00BC	(THyrs, Hyr	GPRST9:	EQU	OFFOOBCH	
OOFFOOBE E WARNING FL	-approp	WARN:	EQU	OFFOOBEH	; POSITION UPDAT
00FF00D0 COMPENSATION	viteration Viteration	SGCOMP:	EQU .	OFFOODOH	;CODE SYNC-GEN
00FF00D8 S	Heliton Heliton	SPARE1:	EQU	0FF00D8H	;SPARE LOCATION
OOFFOODA	- Angles	SPARE2:	EQU	OFFOODAH	. 19 7
OOFFOODC	adam Alapa	SPARE3:	EQU	OFFOODCH	- 11
OOFFOODE	anna Anna	STEST:	EQU	OFFOODEH	;SELF TEST
		40 1	COMPARE	TIME #1	
OOFFOOEO	anna anna	CMP1_1:	EQU	OFFOOEOH	;COMP TIME (Tus
ec, Uusec) 00FF00E2	village always	CMP1_2:	ΕQU	0FF00E2H	; " " (Um

Page 2

sec, Husec)										
ooffooed sec, Tmsec) ooffooed ec, Usec) ooffooed in, Umin) ooffooed rs, Uhrs) ooffooec ay, Uday) ooffooee 0, Hday).	nauno organ	CMP1_3;	EQU	OFFOOE4	H	ž	ÿ \$	44	(Hm	
	Angelon 	CMP1_4:	EQU	OFFOOE6	tra Tarat	;	11	Ŧ 7	(Ts	
	-winger Mag av	CMP1_5:	EQU	OFF00E8	yr wy Janel Ar de	î	11	4.8	(Tm	
		CMP1_6:	EQU	OFFOOEA	Fi	;	79	2.8	(Th	
	valiere valiere	CMP1_7:	EQU	OFFOOEC	H	;	11	11	(Td	
		CMP1_8:	EQU	OFFOOEE:	H	n F	\$ <b>3</b>	11	(	
		r I	COMPARE	TIME #2						
00FF00F0 ec, Uusec) 00FF00F2 ec, Husec) 00FF00F4 ec, Tmsec) 00FF00F6 c, Usec) 00FF00F8 n, Umin) 00FF00F8 s, Uhrs) 00FF00FC	nggama analabar	CMP2_1:	EQU	OFFOOFOI		; C(	OMP	TIME	(Tus	
	2002	CMP2_2:	EQU	OFFOOF2	-	* }	3.8	Ŧ 9	(Ums	
	nggina Adatar	CMP2_3:	EQU	OFFOOF4	Ŧ	*	84	¥ 3	(Hms	
	-0000 -0000	CMP2_4:	EQU	OFFOOF6	Ţ	î	11	4.8	(Tse	
	- vitalan - reparter	CMP2_5:	EQU	OFF00F8F	Ŧ	, r	¥ 9	¥ 8	(Tmi	
		CMP2_6:	EQU	OFFOOFAH	ł	* 7	11	2 3	(Thr	
		CMP2_7:	EQU	OFFOOFCH	1	a F	8 Q	13	(Tda	
y, Uday) OOFFOOFE , Hday)	-005	CMP2_8:	EQU	OFFOOFEH	1	;	18	41	( 0	
0000		HOF	"MOT8"		; HEX OU	JTPC	JT E	'ORMAT	8	
0000	* * * * * * * * 1	ORG ******	0000H *******	* * * * * * * * *	;LOAD IN					
	********** ; THIS ROUTINE WILL DISPLAY ALL OPERATIONAL PARA									
ETERS *	; TIME, OPERATIONAL MODE AND STATUS									
×	******	******	*****	******	*****	***	***	****	****	
*****										
0000 207C00FF00BAMALL: 0006 30FC0002 ATOR 000A 30BC0000			MOVEA.L #CFREG1,AC MOVE.W #02H,(A0)+							
		MOVE.W	#00H, (A0) ;SET FOR AM CODE REI			FERE				
NCE 000E 6000010		BRA	DALL							

	207C00FF00BDCALL: 30FC0002			;LOAD CONFIG 1 ADDRESS ;SET TO CODE SYNC-GENER
	30BC0008	MOVE.W	#08H, (A0)	;SET FOR DC CODE REFERE
0020 0024	61000858 DALL: 610007AE DALL1:	BSR BSR	HOME READY	;HOME DISPLAY
0028		MOVEA.L	#UARTD,A0	;LOAD UART DATA ADDRESS ;CURSOR OFF
0032 LAG	303900FF00TMCHK1:	MOVE.W	WARN.L,DO	;LOAD POSITION UPDATE F
0038	6700FFF8 303900FF00TMCHK2:	BEQ Move.w	TMCHK1 WARN.L,D0	;IF ZERO BRANCH ;LOAD POSITION UPDATE F
	6600FFF8	BNE	TMCHK2	;IF SET BRANCH
0046 004C 004E		MOVE.W NOP NOP	FRZ1.L,D0	;FREEZE TIME
0050 0056 005C 0062 0068	303900FF00 323900FF00 343900FF00 363900FF00 383900FF00	MOVE.W MOVE.W MOVE.W MOVE.W MOVE.W	GREG1C.L,D2 GREG1D.L,D3 GREG1E.L,D4	;LOAD WORD 1 ;LOAD WORD 2 ;LOAD WORD 3 ;LOAD WORD 4 ;LOAD WORD 5 ;RELEASE FREEZE REG
0074 UTINE	6100058E	BSR	OTIME	;CALL TIME OUTPUT SUBRO
0078	6100063E 61000686		OSTAT OMODE	;CALL STATUS OUTPUT ;OUTPUT OPERATIONAL MOD
0080 0084 0088 008C	610006E0 1C3C0009	BSR MOVE.B	SELTST #09,D6	;CALL DAC READING ;OUTPUT SELF TEST ;MOVE CURSOR UP 9 LINES ;CURSOR UP
	· ******	****	****	*****
*****				
) TO U				INTERRUPT #1 (EXT EVENT
	×			DUTINE 1 (IRSRV1).
*****	/	******	*****	* * * * * * * * * * * * * * * * * * * *
009A 009E	207C00FF00	MOVE.W		;LOAD CONFIG 1 ADDRESS ;START SYNC-GENERATOR ;LOAD BIM CONTROL REG1
ADDRES 00A4	30BC0011	MOVE.W	#11H, (AO)	;SET INTERRUPT PRIORITY

MOVEA.L	#BIMV1,A0	;LOAD BIM VECTOR REG1 A
MOVE.W	#40H, (A0)	;WRITE VECTOR NUMBER
LEA.L	ISRV1(PC),A0	;LOAD ADDRESS OF INTERR
MOVEA.L	#0100H,Al	;LOAD VECTOR ADDRESS
MOVE.L	A0, (A1)	;WRITE VECTOR
LEA.L	MSG3(PC),A1	
BSR	OSTRNG	;CALL STRING OUTPUT ROU
LEA.L	MSG1(PC),A1	
BSR	OSTRNG	;CALL STRING OUTPUT ROU
MOVEA.L	#CFREG1,A0	;LOAD CONFIG 1 ADDRESS
MOVE.W	#82H,(AO)	;START SYNC-GENERATOR &
BRA	WAIT2	;WAIT
	MOVE.W LEA.L MOVEA.L LEA.L BSR LEA.L BSR MOVEA.L	LEA.L ISRV1(PC), A0 MOVEA.L #0100H, A1 MOVE.L A0, (A1) LEA.L MSG3(PC), A1 BSR OSTRNG LEA.L MSG1(PC), A1 BSR OSTRNG MOVEA.L #CFREG1, A0 MOVE.W #82H, (A0)

OODC 207COUFFOOTESTI:			;LOAD CONFIG I ADDRESS
00E2 30BC0002	MOVE.W	#UZH, (AU)	START SINC-GENERATOR
	MOVEA.L	#BIMCI,AU	;LOAD BIM CONTROL REG1
ADDRESS			
	MOVE.W	#11H,(AO)	;SET INTERRUPT PRIORITY
ETC			
00F0 207C00FF00	MOVEA.L	#BIMV1,A0	;LOAD BIM VECTOR REG1 A
DDRESS			
00F6 30BC0040	MOVE.W	#40H,(A0)	;WRITE VECTOR NUMBER
OOFA 41FA03CE	LEA.L		;LOAD ADDRESS OF INTERR
UPT SERVICE ROUTINE			
00FE 227C000001	MOVEA.L	#0100H,A1	;LOAD VECTOR ADDRESS
0104 2288	MOVE.L	A0, (A1)	;WRITE VECTOR
0106 43FA07EE			
010A 61000782		OSTRNG	;CALL STRING OUTPUT ROU
TINE	and the at t	المريدة المريدة المريد المريدة المريدة المريدة المريدة المريدة المريدة	
	T.FA T.	MSG2(PC),A1	
0112 6100077A	BSR	OSTRNG	;CALL STRING OUTPUT ROU
TINE	22 Cos Cot	OSINUG	, CALL SIKING UDIPUT KUU
	MATTER T	#CEDEC1 30	TAN CONTRA 1 DESERTO
			;LOAD CONFIG 1 ADDRESS
011C 30BC0082	MOVE.W	#82H, (AU)	;START SYNC-GENERATOR &
ENABLE INTERRUPTS			
0120 6000FFFE WAIT3:	BRA	WAIT3	;WAIT

		· · · · · · · · · · · · · · · · · · ·				
。 * * * * * * * * * * * * * * * * * * *						
, mitim *	THIS TEST WILL SETUP COM	PARE TIME REGISTERS AND				
THE * ;	GENERATOR PRESET REGISTE	RS.				
*	THIS ROUTINE WILL SETUP	UNIT FOR A .1 MSEC INTE				
RVAL AT *	10 SECONDS.					
*						
**************************************	*******	*****				
0124 207C000080TEST2:	MOVEA.L #PFLAG, A0	;LOAD PROMPT FLAG ADDRE				
012E 207C000080TST2:		;SET FLAG ;LOAD INT OVER FLAG ADD				
0138 207C00FF00 013E 30BC0004 0142 207C00FF00	MOVEA.L #CFREG1,A0	;CLEAR FLAG ;LOAD CONFIG 1 ADDRESS ;DISABLE INTERRUPTS ;LOAD BIM CONTROL REG3				
ADDRESS 0148 30BC0000	MOVE.W #00H, (A0)	;SET INTERRUPT PRIORITY				
ETC (DISABLE INT3) 014C 207C00FF00	MOVEA.L #BIMC4,A0	;LOAD BIM CONTROL REG4				
ADDRESS 0152 30BC0011	MOVE.W #11H, (AO)	;SET INTERRUPT PRIORITY				
ETC 0156 207C00FF00 DDRESS	MOVEA.L #BIMV4,A0	;LOAD BIM VECTOR REG4 A				
015C 30BC0041 0160 41FA041C UPT SERVICE ROUTINE	MOVE.W #41H,(A0) LEA.L COMP2(PC),A0	;WRITE VECTOR NUMBER ;LOAD ADDRESS OF INTERR				
0164 227C000001 016A 2288	MOVEA.L #0104H,A1 MOVE.L A0,(A1)	;LOAD VECTOR ADDRESS ;WRITE VECTOR				
;	PRESET GENERATOR					
016C 207C00FF00 ESET REG #1		;LOAD ADDRESS OF GEN PR				
0172 30FC0000 ER 1	MOVE.W #00H, (A0)+	;WRITE TO PRESET REGIST				
0176 30FC0000 017A 30FC0000 017E 30FC0045 0182 30FC0017 0186 30FC0029 018A 30FC0003	MOVE.W #00H, (A0) + MOVE.W #45H, (A0) + MOVE.W #17H, (A0) + MOVE.W #29H, (A0) + MOVE.W #03H, (A0) + MOVE.W #92H, (A0) +	<pre>;REGISTER 2 ;REGISTER 3 ;REGISTER 4 ;REGISTER 5 ;REGISTER 6 ;REGISTER 7 ;REGISTER 8 ;REGISTER 9</pre>				

	ż	PRESET (	COMP1 TIME	
0196 IME RE		MOVEA.L	#CMP1_1,A0	;LOAD ADDRESS OF COMP T
019C 01A0 01A4 01A8 01AC 01B0 01B4	30FC0000 30FC0000 30FC0000 30FC0010 30FC0045 30FC0017 30FC0029	MOVE.W MOVE.W MOVE.W MOVE.W MOVE.W	#00H, (A0) + #00H, (A0) + #10H, (A0) + #45H, (A0) + #17H, (A0) +	
	;	PRESET (	COMP2 TIME	
01C0 01C4 01C8 01CC 01D0 01D4	30FC0001 30FC0000 30FC0010 30FC0045	MOVE.W MOVE.W MOVE.W MOVE.W MOVE.W	<pre>#01H, (A0) + #00H, (A0) + #10H, (A0) + #45H, (A0) + #17H, (A0) + #29H, (A0) +</pre>	;REGISTER 4 (SEC) ;REGISTER 5 ;REGISTER 6
01E2	207C00FF00 30BC0088 INTERRUPTS	MOVEA.L Move.W	#CFREG1,A0 #88H,(A0)	;LOAD CONFIG 1 ADDRESS ;START/PRESET GEN AND E
01E6 01EC 01EE 01F2 01F6	207C000080 3010 6700000E 30BC0000 43FA072A	MOVE.W BEQ MOVE.W LEA.L	(A0),D0 CTCK1 #00H,(A0) MSG4(PC),A1	;LOAD PROMPT FLAG ;IF NOT SET BRANCH ;CLEAR PROMPT FLAG ;CALL STRING OUTPUT ROU
	61000012 CTCK1:	BSR	ТМСНК	;CALL TIME CHECK SUBROU
The oblig as a growth		MOVEA.L	#IOFLAG,A0	;LOAD INTVL OVER FLAG A
0208 020A			N	;LOAD FLAG ;IF SET BRANCH
0212 LAG	303900FF00TMCHK:	MOVE.W	WARN.L,DO	;LOAD POSITION UPDATE F
0218	6700FFF8 303900FF00TMCK:	BEQ Move.w		;IF ZERO BRANCH ;LOAD POSITION UPDATE F
	6600FFF8	BNE	TMCK	; IF SET BRANCH
022C		MOVE.W NOP NOP	FRZ1.L,D0	;FREEZE TIME

0236 023C 0242 0248 024E 0254 UTINE	303900FF0 323900FF0 343900FF0 363900FF0 383900FF0 3A3900FF0 610003AE 6100045E	0 0 0 0	MOVE.W MOVE.W MOVE.W MOVE.W BSR	GREGIA.L,D0 GREGIB.L,D1 GREGIC.L,D2 GREGID.L,D3 GREGIE.L,D4 FRZ1L,D5 OTIME OSTAT	;LOAD WORD 1 ;LOAD WORD 2 ;LOAD WORD 3 ;LOAD WORD 4 ;LOAD WORD 5 ;RELEASE FREEZE REG ;CALL TIME OUTPUT SUBRO ;CALL STATUS OUTPUT
025C	4E75		RTS		
		******	******	*****	*****
* * * * * *	·***	л			
/COMP2	>)	;	THIS TES	ST WILL SETUP INT	CERRUPT #3 AND #4 (COMP1
THE	* . * .	9 \$	IT ALSO	SETS THE GENERAT	TOR PRESET REGISTERS AND
	*****	ng F	COMP1 AN	ND COMP2 TIMES AT	10 AND 12 SECONDS RESP
ECTIVE	L LL	。 ******	*******	*****	*****
* * * * * *	****				
0264	207C000080 30BC00FF 207C000080		MOVE.W	#PFLAG,AO #OFFH,(AO) #IOFLAG,AO	;LOAD FLAG ADDRESS ;SET PROMPT FLAG ;LOAD INT OVER FLAG ADD
RESS					
0272 0278 027C	30BC0000 207C00FF00 30FC0004 30BC0000	0	MOVEA.L MOVE.W	#00,(A0) #CFREG1,A0 #04H,(A0)+ #00H,(A0)	;CLEAR FLAG ;LOAD CONFIG 1 ADDRESS ;DISABLE INTERRUPTS ;SETUP CONF REG 2 (STRO
BE SEI 0280 ADDRES	207C00FF0	C	MOVEA.L	#BIMC3,A0	;LOAD BIM CONTROL REG3
	30BC0011		MOVE.W	#11H,(AO)	;SET INTERRUPT PRIORITY
	207C00FF0(	)	MOVEA.L	#BIMV3,A0	;LOAD BIM VECTOR REG3 A
0294	41FA028A				;WRITE VECTOR NUMBER ;LOAD ADDRESS OF INTERR
0298 029E 02A0	IRVICE ROU 227C00000 2288 207C00FF0(	rine L	MOVEA.L MOVE.L MOVEA.L	#0100H,A1 A0,(A1) #BIMC4,A0	;LOAD VECTOR ADDRESS ;WRITE VECTOR ;LOAD BIM CONTROL REG4
	30BC0011		MOVE.W	#11H,(A0)	;SET INTERRUPT PRIORITY
	207C00FF00	C	MOVEA.L	#BIMV4,A0	;LOAD BIM VECTOR REG4 A
02B4	30BC0041		MOVE.W LEA.L	#41H,(A0) COMP2(PC),A0	;WRITE VECTOR NUMBER ;LOAD ADDRESS OF INTERR

02B8 227C000001 02BE 2288	MOVEA.L #0104H,A1 MOVE.L A0,(A1)	;LOAD VECTOR ADDRESS ;WRITE VECTOR
; 02C0 207C00FF00 ESET REG #1	PRESET GENERATOR MOVEA.L #GPRST1,A0	;LOAD ADDRESS OF GEN PR
	MOVE.W #00, (A0)+	;WRITE TO PRESET REGIST
02CA 30FC0000 02CE 30FC0000 02D2 30FC0000 02D6 30FC0000 02DA 30FC0000	MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+	;REGISTER 3 ;REGISTER 4 ;REGISTER 5 ;REGISTER 6
;	PRESET COMP1 TIME	
02E2 207C00FF00 E TIME REG #1	MOVEA.L #CMP1_1,A0	;LOAD ADDRESS OF COMPAR
	MOVE.W #00,(A0)+	WRITE TO START REGISTE
02EC 30FC0000 02F0 30FC0000 02F4 30FC0010 02F8 30FC0000 02FC 30FC0000 0300 30FC0000	MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #10H,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+ MOVE.W #00,(A0)+	;REGISTER 3 ;REGISTER 4 (SEC) ;REGISTER 5 ;REGISTER 6 ;REGISTER 7
ř	PRESET COMP2 TIME	
030C 30FC0000 0310 30FC0000 0314 30FC0012 0318 30FC0000 031C 30FC0000 0320 30FC0000	MOVE.W #00, (A0) + MOVE.W #00, (A0) + MOVE.W #00, (A0) + MOVE.W #12H, (A0) + MOVE.W #00, (A0) + MOVE.W #00, (A0) + MOVE.W #00, (A0) + MOVE.W #00, (A0) +	;REGISTER 2 ;REGISTER 3 ;REGISTER 4 (SEC) ;REGISTER 5 ;REGISTER 6 ;REGISTER 7
032E 30BC0088 NABLE INTERRUPTS	MOVEA.L #CFREG1,A0 MOVE.W #88H,(A0) MOVEA.L #PFLAG,A0	
SS 0338 3010 033A 6700000E 033E 30BC0000 0342 43FA0609	MOVE.W (A0),D0 BEQ CTCK2 MOVE.W #00H,(A0) LEA.L MSG5(PC),A1	;LOAD FLAG ;IF NOT SET BRANCH ;CLEAR PROMPT FLAG
0346 61000546 TINE 034A 6100FEC6 CTCK2:	BSR OSTRNG BSR TMCHK	

TINE 034E 207C000080 MOVEA.L #IOFLAG, A0 ;LOAD FLAG ADDRESS MOVE.W (A0),D0 BNE TST3 BRA CTCK2 ;LOAD INTVL OVER FLAG 0354 3010 ; IF SET BRANCH 0356 6600FF10 035A 6000FFEE \*\*\*\*\*\* \*\*\*\*\*\* THIS TEST WILL SETUP THE RATE GENERATOR i 4 ; (AUTOMATICALLY CHANGES RATE OUTPUT) \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \*\*\*\*\* 035E TEST4: 035E 43FA0645 LEA.L MSG7(PC),A1 ;CALL STRING OUTPUT ROU BSR OSTRNG 0362 6100052A TINE . MOVEA.L #RATE,A0 ;LOAD RATE COUNT REGIST 0366 207C00FF00 ER ;WRITE NONE RATE SELECT 036C 30BC0000 MOVE.W #00H, (A0) ION 
 0370
 207C00FF00
 MOVEA.L
 #CFREG1,A0
 ;LOAD
 CONFIG
 1
 ADDRESS

 0376
 30BC0000
 MOVE.W
 #00H, (A0)
 ;START
 GENERATOR

 037A
 203C000000
 MOVE.L
 #4,D0
 ;SET
 COUNTER

 0380
 60000008
 BRA
 TMCH4L
 TMCH4L
 TMCH4L
 0380 60000008 BRA TMCH4L 0384 203C000000TST4: MOVE.L #0,D0 ;CLEAR COUNTER ;LOAD POSITION UPDATE F 038A 323900FF00TMCH4L: MOVE.W WARN.L,D1 LAG 0390 6700FFF8 BEQ TMCH4L ;IF ZERO BRANCH 0394 323900FF00TMCH4H: MOVE.W WARN.L,D1 ;LOAD POSITION ( ;LOAD POSITION UPDATE F T.AG BNE TMCH4H ADD.L #01,D0 CMP.L #05,D0 BLT TMCH4L ; IF SET BRANCH 039A 6600FFF8 ; ADD ONE TO COUNTER 039E D0BC000000 03A4 B0BC000000 ;CHECK VALUE ; IF < 5 BRANCH 03AA 6D00FFDE 03AE 207C00FF00 MOVEA.L #RATE,A0 ;LOAD RATE COUNT REGIST ER 03B4 3010 ;LOAD CURRENT RATE MOVE.W (A0),DO ;CHECK RATE 03B6 B07C0005 CMP.W #05,D0 BLT IRATE ; IF OK BRANCH 03BA 6D00000A ;SET RATE TO NONE MOVE.W #0,D0 03BE 303C0000 03C2 60000006 BRA WRATE ; INCREMENT RATE 03C6 D07C0001 IRATE: ADD.W #01,D0 03CA 3080 WRATE: MOVE.W D0, (A0) 03CC 43FA05F8 ;WRITE NEW RATE LEA.L MSG8(PC),A1 :CALL STRING OUTPUT ROU 03D0 610004BC BSR OSTRNG TINE 
 03D4
 43FA0603
 LEA.L
 RTE0(PC),A1

 03D8
 B07C0000
 CMP.W
 #0,D0
 ;CHECK RATE

	67000036 43FA05FF		BEQ LEA.L	ORATE RTE1(PC),A1	
03E4	B07C0001			#1,D0	
	6700002A		BEQ	ORATE	
	43FA05FB			RTE2(PC),Al	
	B07C0002 6700001E		CMP.W	#2,D0	
	43FA05F7		BEQ LEA.L	ORATE RTE3(PC),Al	
	B07C0003			#3,D0	
	67000012		BEQ	ORATE	
0404	43FA05F3		LEA.L	RTE4(PC),Al	
	B07C0004		CMP.W	#4,D0	
	6700006		BEQ	ORATE	
	43FA05EF	~~~ ~ ~~~,		RTES(PC),Al	
	61000478 6000FF6A	ORATE:	BRA	OSTRNG TST4	
0410	OUUCEOA	******	Contract and a series and		* * * * * * * * * * * * * * * * * * * *
*****	****	7			
		î	THIS TES	ST WILL SETUP TH	E RATE GENERATOR INTERRU
PT	*				
		******	******	*****	* * * * * * * * * * * * * * * * * * * *
*****					
041C		TEST5:	MOTTEN T	ND 73400 20	
ADDRES	207C00FF0(	)	MUVEA.L	#BIMCZ, AU	;LOAD BIM CONTROL REG2
	30BC0011		MOVE.W	#11H,(AO)	;SET INTERRUPT PRIORITY
ETC			ay van heart 'n degen in in in	11 the decide of the start of	ی بید. است. است. است. است. است. است. است. است
0426	207C00FF00	)	MOVEA.L	#BIMV2,A0	;LOAD BIM VECTOR REG2 A
DDRESS					
	30BC0040			#40H, (A0)	;WRITE VECTOR NUMBER
	41FA0038 RVICE ROUI		LEA.L	ISRV1(PC),AO	;LOAD ADDRESS OF INTERR
	227C000001		MOVEL	#0100H,A1	;LOAD VECTOR ADDRESS
043A		-		A0, (A1)	;WRITE VECTOR
	43FA053B			MSG6(PC),Al	لر جو بالا من المراجع الا المراجع الا المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع ا
0440	6100044C			OSTRNG	;CALL STRING OUTPUT ROU
TINE					
	207C00FF00	)	MOVEA.L	#RATE,AO	;LOAD RATE COUNT REGIST
ER	2000000			10 em (* 0)	
U44A CTION	30BC0004		MOVE.W	#04H, (AO)	;WRITE 10 PPS RATE SELE
	207005500	)	MOVERT	4000001 30	;LOAD CONFIG 1 ADDRESS
0454	30BC0000				;START GENERATOR
		)	MOVEA.T.	#CFREG1.A0	;LOAD CONFIG 1 ADDRESS
045E	3010		MOVE.W	(A0),D0	:LOAD CFREGI
	807C0080		OR.W	#80H.D0	;ENABLE INTERRUPTS
0464					;RETURN NEW VALUE TO CA
RD					
0466	6000FFFE	WAIT5:	BRA	WAIT5	;WAIT
		*******			

\* \* \* \* \* \* \* \* \* \*

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		;	THIS IN	TERRUPT SERVICE	ROUTINE WILL READ AND DI
SPLAY	4 6	;	THE TIM	E FROM GENERATOR	FREEZE REGISTER #1
	al R				
	*	, , , , , , , , , , , , , , , , , , , ,	* * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
		ISRV1:			
	2F00			D0,-(A7)	
				D1,-(A7)	
046E 0470	2F02			D2,-(A7) D3,-(A7)	
0472				D4, -(A7)	
	2F05		MOVE.L	D5,-(A7)	
	2F06	,	MOVE.L	D6,-(A7)	
	2F08 2F09		MOVE.L	A0, -(A7)	
				A1, -(A7) A2, -(A7)	
	2F0B				
				A4, -(A7)	
	2FOD			A5, -(A7) A6, -(A7)	
				START2	;CALL STRING OUTPUT ROU
TINE					
	6000015A		BRA	RESREG	;RESTORE REGISTERS FROM
STACE	<				
048E	303900FF00	START2:	MOVE.W	FRZ1.L,DO	;FREEZE TIME
0494			NOP		
0496			NOP MOVE W		TOAD WORD 1
0490 049E	323900FF00	)	MOVE.W	GREG1A.L,D0 GREG1B.L,D1	; LOAD WORD 2
04A4	343900FF00	)	MOVE.W	GREG1C.L,D2	;LOAD WORD 3
04AA	363900FF00	)	MOVE.W	GREG1D.L,D3	;LOAD WORD 4
	383900FF00 3A3900FF00		MOVE.W MOVE.W	GREG1E.L,D4	;LOAD WORD 5 ;RELEASE FREEZE REG
04BC		)	NOP	har had g take a manager to be a fait of the second	
04BE			NOP		
	61000142		BSR	OTIME	;CALL TIME OUTPUT SUBRO
UTINE	610001F2		BSR	OSTAT	CALL STATUS OUTPUT
04C8			RTS	VO TELT	, on or other of the other othe
		7 a a a y a y			
* * * * * *	* * * * *		(1) T (1) T (1)		ROUTINE WILL READ AND DI
SPLAY		* 1	IUTO IN	IERRUPI SERVICE I	COLINE WILL KEAD AND DI
		, /	THE TIM	E FROM GENERATOR	FREEZE REGISTER #2
	5 *				
* * * * * *	9	*******	* * * * * * * *	劳不为东西 电开论有力 可免的 等成子	
04CA	* * ? 9	ISRV2:			
04CA				D0,-(A7)	
04CC	2F01		MOVE.L	D1,-(A7)	

04D0 04D2 04D4 04D6 04D8 04D8 04D2 04DE 04E0 04E2 04E2	2F02 2F03 2F04 2F05 2F06 2F08 2F09 2F0A 2F0B 2F0C 2F0D 2F0C 2F0D 2F0E 61000006		MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L	D2, - (A7) D3, - (A7) D4, - (A7) D5, - (A7) D6, - (A7) A0, - (A7) A1, - (A7) A3, - (A7) A3, - (A7) A4, - (A7) A5, - (A7) A6, - (A7) START3	;CALL STRING OUTPUT ROU
TINE	01000000		760	CIARIC	;CALL SIRING COIPOI ROU
	600000FA K	r	BRA	RESREG	;RÈSTORE REGISTERS FROM
04F4 04FA 0500 0506 050C 0512 0514	303900FF00 323900FF00 343900FF00 363900FF00 383900FF00 3A3900FF00 4E71 4E71 610000EC	) ) )	MOVE.W MOVE.W MOVE.W MOVE.W MOVE.W NOP NOP	GREG2A.L,D0 GREG2B.L,D1 GREG2C.L,D2 GREG2D.L,D3 GREG2E.L,D4 FRZ2L,D5	;LOAD WORD 2 ;LOAD WORD 3 ;LOAD WORD 4 ;LOAD WORD 5
UTINE			had had in h		, CALLI TIME OUTFUL SOBRO
051A 051E	6100019C 4E75		BSR RTS	OSTAT	;CALL STATUS OUTPUT
		, , , , , , , , , , , , , , , , , , , ,		TIME INTERRUPT	
0520		COMP1:			
0522 0524 0526 0528 0522 0522 0530 0532 0534 0536 0538 053A	2F02 2F03 2F04 2F05 2F06 2F08 2F09 2F0A 2F0B 2F0C 2F0C 2F0C 2F0C 303900FF00 4E71		MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L	D0, - (A7) D1, - (A7) D2, - (A7) D3, - (A7) D4, - (A7) D5, - (A7) D6, - (A7) A0, - (A7) A1, - (A7) A1, - (A7) A3, - (A7) A4, - (A7) A6, - (A7) FRZ1.L, D0	;FREEZE TIME
	303900FF00			GREG1A.L,D0	;LOAD WORD 1

0552 0558 0564 0564 0566 0566 UTINE 0572 0576 TINE	343900FF00 363900FF00 383900FF00 4E71 4E71 61000094 43FA04DC 61000316 6000006A	)	MOVE.W MOVE.W MOVE.W MOVE.W NOP BSR LEA.L BSR	OTIME STFND(PC),A1 OSTRNG	:LOAD WORD 3
				سه از به من	
	1	· /		IME INTERRUPT SEF	
057E 0580 0582 0584 0586 0588 0588 0588 0582 0590 0592 0594 0596 0598	2F00 2F01 2F02 2F03 2F04 2F05 2F06 2F08 2F09 2F0A 2F08 2F08 2F0C 2F0C 2F0C 2F0C 303900FF00 4E71	COMP2 :	MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L	D0, - (A7) D1, - (A7) D2, - (A7) D3, - (A7) D4, - (A7) D5, - (A7) D6, - (A7) A0, - (A7) A1, - (A7) A1, - (A7) A3, - (A7) A4, - (A7) A5, - (A7) A6, - (A7) FR21. L, D0	
05A4 05B0 05B6 05BC 05C2 05C8 05CA	303900FF00 323900FF00		MOVE.W MOVE.W MOVE.W MOVE.W MOVE.W		;LOAD WORD 2 ;LOAD WORD 3 ;LOAD WORD 4
UTINE 05D0	43FA0495		LEA.L	SPFND(PC),A1	
05D4 TINE	610002B8		BSK	OSTRNG	;CALL STRING OUTPUT ROU
05DE	207C000080 30BC00FF 60000002		MOVE.W		;LOAD FLAG ADDRESS ;SET INTVL OVER FLAG ;RESTORE REGISTERS FROM

STACK

05E8 2A5F 05EA 285F 05EC 265F 05EE 245F 05F0 225F 05F2 205F 05F4 2C1F 05F6 2A1F 05F6 2A1F 05F8 281F 05FA 261F 05FC 241F 05FE 221F 0600 201F 0602 4E73	MOVEA. MOVEA. MOVEA. MOVEA. MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L MOVE.L	L (A7) +, A5 L (A7) +, A4 L (A7) +, A3 L (A7) +, A2 L (A7) +, A1 L (A7) +, A0 (A7) +, D6 (A7) +, D5 (A7) +, D4 (A7) +, D3 (A7) +, D1 (A7) +, D1 (A7) +, D0	
2	; OUTPUT	TIME SUBROUTINE	* •
0608 610001A4 060C 3C04 060E E04E 0610 E84E 0612 610001AA 0616 3C04 0618 E04E 061A 610001A2 061E 3C04	; OTIME: BSR BSR MOVE.W LSR.W BSR MOVE.W LSR.W BSR MOVE.W LSR.W BSR MOVE.W BSR	CRTN DSPACE D4,D6 #0,D6 #4,D6 MKASC D4,D6 #0,D6 MKASC D4,D6 #4,D6 #4,D6 MKASC D4,D6	.: ;OUTPUT CARRIAGE RETURN ;WRITE A SPACE ;WRITE THOUS YEARS ;SHIFT RIGHT 8 PLACES ;SHIFT RIGHT 4 PLACES ;CALL OUTPUT :WRITE HUND YEARS
0630 3C03 0632 E04E 0634 61000188 0638 3C03 063A E84E 063C 61000180 0640 3C03 0642 6100017A 0646 610001EE 064A 3C02 064C E04E 064E E84E 0650 6100016C 0654 3C02 0656 E04E	LSR.W BSR MOVE.W BSR MOVE.W BSR BSR MOVE.W LSR.W BSR MOVE.W	#0,D6 MKASC D3,D6 #4,D6 MKASC D3,D6 MKASC COL D2,D6 #0,D6 #4,D6 MKASC	<pre>;WRITE HUND DAYS ;SHIFT RIGHT 8 PLACES ;CALL OUTPUT ;WRITE TENS DAYS ;WRITE UNIT DAYS ;WRITE A COLLON ;WRITE TENS HOURS ;SHIFT RIGHT 8 PLACES ;SHIFT ANOTHER 4 ;CALL OUTPUT ;WRITE UNIT HOURS</pre>

	61000164		BSR		
	610001D8		BSR	COL	;WRITE A COLLON
	3C02		MOVE.W		;WRITE TENS MINUTES
	E84E		LSR.W	,	
	61000158			MKASC	
	3C02			D2,D6	;WRITE UNIT MINUTES
	61000152		BSR		
	610001C6		BSR		;WRITE A COLLON
	3C01		MOVE.W		;WRITE TENS SECONDS
	EO4E		LSR.W LSR.W	#0,D6	;SHIFT RIGHT 8 PLACES
0676	E84E		LSR.W	#4,D6	;SHIFT ANOTHER 4
	61000144		BSR		;CALL OUTPUT
067C	3C01		MOVE.W	D1,D6	;WRITE UNIT SECONDS
067E	E04E		LSR.W	#0,D6	;SHIFT RIGHT 8 PLACES
0680	6100013C		BSR	MKASC	;CALL OUTPUT
0684	610001C0		BSR	PER	;WRITE A PERIOD
0688	3C01		MOVE.W	D1, D6	;WRITE .1 SEC
068A	E84E		LSR.W	#4,D6	;SHIFT RIGHT 4 PLACES
068C	61000130			MKASC	;CALL OUTPUT
0690	3C01		MOVE.W	D1,D6	;WRITE .01 SEC
0692	6100012A		BSR		;CALL OUTPUT
0696	3C00		MOVE.W	D0, D6	;WRITE .001 SECONDS
0698	E04E		LSR.W	#0,D6	;SHIFT RIGHT 8 PLACES
069A	E84E		LSR.W	#4.D6	;SHIFT ANOTHER 4
	61000120		BSR		
	3C00		MOVE.W		;WRITE .0001 SECONDS
	E04E		LSR.W		;SHIFT RIGHT 8 PLACES
	61000118			MKASC	ן יישרי שירה אחרה אחר או דיישר איז דיישרי איז איז איז איז איז איז איז איז איז אי
	3C00		MOVE.W		;WRITE .00001 SEC
	E84E		LSR.W		;SHIFT 4 PLACES
	61000110			MKASC	;CALL OUTPUT
	3C00		MOVE.W		;WRITE .000001 SEC
	6100010A			MKASC	;CALL OUTPUT
	4E75		RTS		,
06B8		OSTAT:			
06B8	303900FF0		MOVE.W	CFREG1.L.D0	;LOAD CONFIG REG 1
	02000003				; MASK OFF UPPER 6 BITS
	6700003E		BEQ		; IF GENERATOR MODE EXIT
0606	3003		MOVE W	D3. D6	CHECK STATUS
0608	0806000C		BTST I.	#12.D6	;CHECK CODE ERROR BIT ;IF SET BRANCH
0600	6600000E		BNE	CERR	TF SET BRANCH
0600	43FA034E		LEA.T.	FATT, (PC) A1	لا العامية المعالية ع المعالية المعالية الم
	610001B8		BSR	FAIL (PC),A1 OSTRNG	;CALL STRING OUTPUT ROU
TINE	المر وهمي ميس المر يحر الارد تعييه راهير		dans and de d	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
0608	6000000A		BRA	CKI.OCK	
06DC	43FA032F	CERR -	T.F.A.T.	FAIL(PC),A1 OSTRNG	
0000	6100012C	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	ACD TTTTT	OSTENC	;CALL STRING OUTPUT ROU
TAT					YOUTH STUTUS OSTEST KOO
UKEV	3C03 0806000D	CKLOCK	MOVE W	D3 D6	;CHECK STATUS
0676	08060000		RTCT T	#13.D6	CHECK PHASE LOCK BIT
06FD	6600000E		RNE	PHLOCK	; IF SET BRANCH
a nar			hands F at Series	an de de la Constantina de la constanti	رق بان میسلا که بلغا شده است. با استین بان استین می است. می بعد و

.

0672	43FA034F 6100019A		LEA.L BSR	LOCK_(PC),Al OSTRNG	;CALL STRING OUTPUT ROU
06FA	6000000A 43FA0332 6100018E	PHLOCK:		EXIT LOCK(PC),Al OSTRNG	;CALL STRING OUTPUT ROU
0702	4E75	EXIT:	RTS		
	61000112 43FA0374	OMODE :		CRLF OPMODE(PC),A1	;WRITE OPERATIONAL MODE
070C 0710 0716 071A 071E 0722 0726 072A	61000180 3C3900FF00 CC7C0003 43FA036F BC3C0000 67000006 43FA0373 61000162 610000E8	,	AND.W LEA.L CMP.B BEQ LEA.L	OSTRNG CFREG1.L,D6 #03H,D6 GENMD(PC),A1 #0,D6 OPMD1 CODMD(PC),A1 OSTRNG CRLF	;CHECK VALUE ;IF ZERO BRANCH
0738 073C 0742 0744 0748 0748 0748 0750 0754 0756 0756 0756 0756	61000154 3C3900FF00 E95E 6100009E 3C3900FF00 E15E 61000092 E95E 6100008C E95E 61000086 61000086	D	BSR MOVE.W BSR MOVE.W ROL.W BSR ROL.W BSR ROL.W	HEXOUT DAC.L,D6 #0,D6 HEXOUT #4,D6 HEXOUT	;WRITE DAC PROMPT
076A 076E 0774 0778	61000122	C	BSR MOVE.W BSR		;WRITE SELF TEST PROMPT
0780 0784 0786 078A 078E	E95E 6100001A E95E 61000014 610000AA E95E 6100000A			OPACK1 #4,D6 OPACK1 COL #4,D6	


0796	E95E 61000004 4E75		ROL.W BSR RTS		
079E 07A2 07A6 07AA	0206000F 8C3C0030 6100001E 2C1F		ANDI.B OR.B BSR MOVE.L	#0FH,D6 #30H,D6 OUTPUT	;SAVE D6 ON STACK RESTORE D6 FROM STACK
07AE 07B2 07B8	4E75 61000024 207C000C0 10BC0020 4E75	0	MOVEA.L	#UARTD,A0	;LOAD UART DATA ADDRESS ;OUTPUT A SPACE
	0206000F 8C3C0030		ANDI.B OR.B		
07C6 Empti		OUTPUT:	BSR	READY	;WAIT TILL TRANSMIT REG
07CA 07D0		0	MOVEA.L MOVE.B RTS	#UARTD,A0 D6,(A0)	;LOAD UART DATA ADDRESS ;OUTPUT CHARACTER
07D4 SS	247C000C0	OREADY:	MOVEA.L	#UARTS,A2	;LOAD UART STATUS ADDRE
07DA Empty	08120001		BTST.B	#01,(A2)	;CHECK IF TRANSMIT REG
	6700FFF4 4E75		BEQ RTS	READY	;IF NOT BRANCH
07E8 07EC 07F0 07F4 07F8 07FC	0206000F BC3C0009 63000010 9C3C000A DC3C0041 6100FFCC 4E75 8C3C0030		CMP.B BLS SUB.B ADD.B BSR RTS	#09,D6 HXOUT1 #10,D6 #41H,D6 OUTPUT	;IF =< 9 BRANCH ;SUBTRACT 10 ;MAKE ASCII
0802	6100FFC2 4E75			UTPUT	×
0802 0806 0808 0802 0812 RN	6100FFC2 4E75 6100FFCA 207C000C00 10BC000D	CRTN:	BSR RTS BSR MOVEA.L MOVE.B	OUTPUT READY #UARTD,A0	;LOAD UART DATA ADDRESS ;OUTPUT A CARRIAGE RETU
0802 0806 0808 080C 0812	6100FFC2 4E75 6100FFCA 207C000C00 10BC000D	CRTN:	BSR RTS BSR MOVEA.L	OUTPUT READY #UARTD,A0	LOAD UART DATA ADDRESS

	207C000C00 10BC000D		MOVEA.L MOVE.B	#UARTD,A0 #CR,(A0)	;LOAD UART DATA ADDRESS ;OUTPUT A CARRIAGE RETU
082A	6100FFAC 207C000C00 10BC000A 4E75		MOVEA.L	41770 TO AL	;LOAD UART DATA ADDRESS ;OUTPUT A LINE FEED
083A 0840	6100FF9C 207C000C00 10BC003A 4E75		MOVEA.L	READY #UARTD,A0 #3AH,(A0)	;LOAD UART DATA ADDRESS ;OUTPUT A COLLON
084A 0850	6100FF8C 207C000C00 10BC002E 4E75,		MOVEA.L	READY #UARTD,A0 #2EH,(A0)	;LOAD UART DATA ADDRESS ;OUTPUT A PERIOD
085A 085E 0862 0866	BC3C0000 67000018 9C3C0001 6100FF70 207C000C00	)	BEQ SUB.B BSR MOVEA.L	CUPEX #1,D6 READY #UARTD,A0	;CHECK COUNT ;IF ZERO BRANCH ;LOAD UART DATA ADDRESS ;OUTPUT CURSOR UP
0870 0874	10BC001A 6000FFE4 6100FF92 4E75		BRA		,001201 CONSON 02
	43FA018D 6100000E	HOME :	LEA.L BSR	HOM(PC),A1 OSTRNG	;CALL STRING OUTPUT ROU
0886 0887	2 3C3C0FFF 5 9C7C0001 A 66FA C 4E75	DELAY: HAGAIN:	MOVE.W SUB.W BNE.S RTS	#OFFFH,D6 #01,D6 HAGAIN	; PRESET COUNTER ; DECREMENT
0890 0892	E 1C19 0 6706 2 6100FF32 6 60F6		MOVE.B BEQ.S BSR BRA.S	STEX OUTPUT	
0898	3 4E75	STEX:	RTS		x.
	A 3536302D3		DFB	"560-56xx Serie	es, VME/VME-SG, Capture R
080	1",0DH,0AH, 8 3536302D3	5MSG2:	DFB	"560-56xx Seri	es, VME/VME-SG, Capture R
08F	2",0DH,0AH, 6 0D0A45585	4MSG3:	DFB	ODH, OAH, "EXTER	NAL EVENT INTERRUPT TEST
INST 092	ALLED",0DH, 2 0D0A2E312	UAH, UU 10MSG4 :	DFB	ODH, OAH, ".1 MS	EC INTERVAL OUTPUT TEST I

	LED", ODH, OAH, OO				
094D	0D0A434F4DMSG5: LLED",0DH,0AH,00	DFB	ODH, OAH, "COMP#1/COMP#	2, INT	ERRUPT TEST
0979	0D0A524154MSG6:	DEB	ODH, OAH, "RATE GENERAT	OR INT	ERRUPT TEST
09A5	LLED",0DH,0AH,00 0D0A524154MSG7:	DFB	ODH, OAH, "RATE GENERAT	OR TES	T INSTALLED"
, ODH,	OAH 0D43555252MSG8:	DFB	ODH,"CURRENT RATE IS	" 00	
		DFB	"OFF ",00	,00	
	31304B2050RTE1:	DFB	"10K PPS",00		
		DFB	"lK PPS ",00		
			"100 PPS",00		
		DFB	"10 PPS ",00		
		DFB	"1 SEC ",00		
		DFB DFB	OCH,01H,00 " REFERENCE FAILURE "	0.0	
	2052454645FAIL :		" REFERENCE OK",00	,00	
	- MARKAN - M	DFB	", PHASE LOCKED ",00		
		DFB	",00		
0A50	2C20434F4DSTFND:	DFB	", COMP#1 TIME FOUND	",0DH,	0AH,00
	2C20434F4DSPFND:	DFB	", COMP#2 TIME FOUND	",0DH,	0AH,00
	204F5045520PMODE:		" OPER MODE ",00		
	2047454E45GENMD: 20434F4445CODMD:	DFB DFB	" GENERATOR ",00 " CODE SYNC-GEN ",00		
	20434F4445CODMD: 2044414320DDAC:		" DAC SETTING (hex) "	.00	
	2053454C46STST:		" SELF TEST ".00	,	
	2020202020BLNK:	DFB	m m,00		
	2020202020BLNK:	DFB END	" ",00		
0ACD 0000	2020202020BLNK: BAMALL	END		0000	BIMC1
0ACD 0000 0000		END			BIMC1 BIMC4
0ACD 0000 0000 0002	BAMALL	END 0012 0004	BDCALL	0006	
0ACD 0000 0000 0002 0008	BAMALL BIMC2	END 0012 0004 000A	BDCALL BIMC3	0006	BIMC4 BIMV3
0ACD 0000 0000 0002 0008 000E	BAMALL BIMC2 BIMV1 BIMV4	END 0012 0004 000A 0ACD	BDCALL BIMC3 BIMV2 BLNK	0006 000C 06DC	BIMC4 BIMV3 CERR
0ACD 0000 0002 0008 000E 00A0	BAMALL BIMC2 BIMV1 BIMV4 CFREG1	END 0012 0004 000A 0ACD 00A2	BDCALL BIMC3 BIMV2 BLNK CFREG2	0006 000C 06DC 06E4	BIMC4 BIMV3 CERR CKLOCK
0ACD 0000 0002 0008 000E 00A0 00E0	BAMALL BIMC2 BIMV1 BIMV4 CFREG1 CMP1_1	END 0012 0004 000A 0ACD 00A2 00E2	BDCALL BIMC3 BIMV2 BLNK CFREG2 CMP1_2	0006 000C 06DC 06E4 00E4	BIMC4 BIMV3 CERR CKLOCK CMP1_3
0ACD 0000 0002 0008 000E 00A0	BAMALL BIMC2 BIMV1 BIMV4 CFREG1	END 0012 0004 000A 0ACD 00A2	BDCALL BIMC3 BIMV2 BLNK CFREG2	0006 000C 06DC 06E4	BIMC4 BIMV3 CERR CKLOCK
0ACD 0000 0002 0008 000E 00A0 00E0	BAMALL BIMC2 BIMV1 BIMV4 CFREG1 CMP1_1	END 0012 0004 000A 0ACD 00A2 00E2	BDCALL BIMC3 BIMV2 BLNK CFREG2 CMP1_2	0006 000C 06DC 06E4 00E4	BIMC4 BIMV3 CERR CKLOCK CMP1_3
0ACD 0000 0002 0008 000E 00A0 00E0 00E6	BAMALL BIMC2 BIMV1 BIMV4 CFREG1 CMP1_1 CMP1_4	END 0012 0004 000A 0ACD 00A2 00E2 00E8	BDCALL BIMC3 BIMV2 BLNK CFREG2 CMP1_2 CMP1_5	0006 000C 06DC 06E4 00E4 00EA	BIMC4 BIMV3 CERR CKLOCK CMP1_3 CMP1_6
0ACD 0000 0002 0008 0008 0008 0006 0060 0066	BAMALL BIMC2 BIMV1 BIMV4 CFREG1 CMP1_1 CMP1_4 CMP1_7	END 0012 0004 000A 0ACD 00A2 00E2 00E8 00EE	BDCALL BIMC3 BIMV2 BLNK CFREG2 CMP1_2 CMP1_5 CMP1_8	0006 000C 06DC 06E4 00E4 00EA 00F0	BIMC4 BIMV3 CERR CKLOCK CMP1_3 CMP1_6 CMP2_1

0520	COMP1	057E	COMP2	000D	CR
0818	CRLF	0808	CRIN	01FE	CTCK1
034A	CTCK2	0856	CUP	0874	CUPEX
00AA	DAC	0734	DACOUT	0020	DALL
0024	DALL1	OAAB	DDAC	0882	DELAY
07AE	DSPACE	0702	EXIT	OAOC	FAIL
0A20	FAIL_	0040	FRZ1	0044	FRZ1_
0048	FRZ2_	0A8B	GENMD	OOAC	GPRST1
OOAE	GPRST2	00B0	GPRST3	00B2	GPRST4
00B4	GPRST5	00B6	GPRST6	00B8	GPRST7
OOBA	GPRST8	00BC	GPRST9	0042	GREG1A
0080	GREG1B	0082	GREGIC	0084	GREG1D
0086	GREGIE	0046	GREG2A	0088	GREG2B
008A	GREG2C	008C	GREG2D	008E	GREG2E
0886	HAGAIN	07E4	HEXOUT	0A09	HOM
087A	HOME	07FE	HXOUT1	8002	IOFLAG
03C6	IRATE	046A	ISRV1	04CA	ISRV2
0001	Ĺ	A000		0826	LNFD
00A6	LOCAL	0A2E	LOCK	0A3F	LOCK_
07BE	MKASC	A680	MSG1	08C8	MSG2
08F6	MSG3	0922	MSG4	094D	MSG5
0979	MSG6	09A5	MSG7	0906	MSG8
0704	OMODE	077E	OPACK	079C	OPACK1
072A	OPMD1	0A7E	OPMODE	0414	ORATE
06B8	OSTAT	088E	OSTRNG	0604	OTIME
07C6	OUTPUT	0846	PER	0008	PFLAG

06FA	PHLOCK	00A8	RATE	07D4	READY
05E6	RESREG	09D9	RTE0	09E1	RTE1
09E9	RTE2	09E1	RTE3	0959	RTE4
0A01	RTE5	0094	RTN2	0766	SELTST
0000	SGCOMP	0008	SPARE1	00DA	SPARE2
00DC	SPARE3	0A67	SPFND	048E	START2
04EE	START3	OODE	STEST	0898	STEX
0A50	STFND	OABF	STST	00DC	TEST1
0124	TEST2	025E	TEST3	035E	TEST4
041C	TEST5	0394	TMCH4H	038A	TMCH4L
0212	TMCHK	0032	TMCHK1	003C	TMCHK2
021C	TMCK	012E	TST2	0268	TST3
0384	TST4	0082	UARTD	0080	UARTS
0000	W	8000	WAIT2	0120	WAIT3
0466	WAIT5	OOBE	WARN	03CA	WRATE



R30410


#### TrueTime, Inc.

Single Level Bill of Material Report

# • ORIGINAL

Date - 8/28/00 Time - 17:43:16 Page - 1

Parent Item	Parent Description	Batch Quantity		Bubble		đ.				Effec	tive
Component Item	Component Descripiton	Quantity Per	UM	Seq No Remark	ks	Level	Ту	Seq	Т	From	Thru
560-1146	ASSY FRONT PNL VME-SG		EA	Туре М	Rev 🍩	Draw					
0000-PL	PARTS LIST REV LEVEL	1.00	EA	REV F	= (08-28-00)	1	S	2.0	Μ	1/1/00	12/31/10
0000-PRINT	REFERENCE PRINT	1.00	EA	560-1	146 REV F	1	S	3.0	Μ	1/1/00	12/31/10
223-004	HANDLE(TOP) GPS-VME	1.00	EA	13		1	S	4.0	Р	1/1/00	12/31/10
223-005	HANDLE (BOTTOM) GPS-VME	1.00	EA	12		1	S	5.0	Ρ	1/1/00	12/31/10
223-006	HARDWARE FRT PNL GPS-VME	1.00	EA	9		1	S	6.0	Ρ	1/1/00	12/31/10
223-464	SLEEVE, STAINLESS	2.00	ΕA	10		1	S	7.0	Ρ	1/1/00	12/31/10
274-005	PLUG HOLE NYL 3/8 DIA	1.00	ΕA	5		1	S	8.0	P	1/1/00	12/31/10
284-001	ADHESIVE (SUPER GLUE)	.10	ΕA	4 AS NE	EEDED	1	S	9.0	Ρ	1/1/00	12/31/10
315-022-009	WIRE 22AWG PVC INS WHITE	1.50	FT	SEE \	WIRING	1	S	10.0	Ρ	1/1/00	12/31/10
315-022-010	WIRE 22AWG PVC INS BLACK	1.50	FT	SEE	WIRING	1	S	11.0	Ρ	1/1/00	12/31/10
326-001	SHRINK TUBING CLR 3/32 IN	.50	FT	SEE \	WIRING	1	S	12.0	Ρ	1/1/00	12/31/10
375-014	CONN FM BULKHD RECP INSUL	4.00	EA	3		1	S	13.0	Ρ	1/1/00	12/31/10
560-1145	PANEL, FRONT VME-SG	1.00	EA	. 1		1	S	14.0	Ρ	1/1/00	12/31/10
560-1146-OSV	ASSY FRONT PNL VME-SG-OSV	1.00	ΕA			1	S	15.0	Ρ	8/24/00	12/31/10




## MAX \* BILL OF MATERIALS \* SINGLE-LEVEL EXPLOSION BY PART IDENTIFIER W/REFERENCE

PART IDENTIFIER	DESCRIPTION 1	DESCRIPTION 2	EFF DATE	ECN #	QTY/ASSY	REV UOM LVL	
560-5608	FINAL ASSY VME-SG2	VME-SG W/SINGLE-WIDE BR		ing opping the star and and and	aan aan aan ah ah ah ah ah ah ah ah ah	EA	
0000-APPROVAL 0000-PL 0000-PRINT 400-084 560-1146 560-3068 560-5603 LA LT 0SV560-5608	PARTS LIST APPROVAL PARTS LIST REV LEVEL REFERENCE PRINT LABEL,CE (SMALL)(WHITE) ASSY FRONT PNL VME-SG EPROM PROGRAMMING VME-SG LABOR ASSEMBLY COST HRS LABOR TEST COST HOURS OUTSIDE LABOR 560-5608	MADE FROM 400-081 SINGLE-WIDE BRKT ASSY MADE FROM 560-2600 PCA	000000 000000 000000 000000 000000 00000		1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 1.0000 0 0	EA EA EA EA EA EA EA EA	REV D (08-16-99) 560-5608 REV D 03 02 U55 ON 560-5603 01

s,

4 6

⊸



R30410

### TrueTime, Inc.

Single Level Bill of Material Report

# ORIGINAL

iii.

d<sup>24</sup> ....

Date -8/23/00Time -12:59:03Page -1

Parent Item	Parent Description	Batch Quar	ntity		Bubble	/				Effec	tive
Component Item	Component Descripiton	Quantity I		UM	Seq No Remarks	Level	Ту	Seq	Т	From	Thru
560-5603	VME-SG			EA	Type M Rev R	Draw					
0000-PL	PARTS LIST REV LEVEL		1.00	ΕA	REV R (08-07-00)	- the second	S	2.0	Μ	1/1/00	12/31/10
0000-PRINT	REFERENCE PRINT		1.00	ΕA	560-5603 REV R	1	S	3.0	М	1/1/00	12/31/10
0000-REV	PCB REV LEVEL HERE >>>>		1.00	ΕA	560-2600 REV J	1	S	4.0	Μ	1/1/00	12/31/10
002-051	RES 120 OHM 1/4W 5%		1.00	ΕA		1	S	5.0	Ρ	1/1/00	12/31/10
002-063	R1 RES 390 OHM 1/4W 5% R25J391		1.00	EA		1	S	6.0	р	1/1/00	12/31/10
002-073	R11 RES 1K OHM 1/4W 5%		4.00	EA		1	S	7.0	P	1/1/00	12/31/10
002-080	R20 R2 RES 2K OHM 1/4W 5%	21 R29	R38 1.00	ΕA		1	S	8.0	р	1/1/00	12/31/10
002-084	R25 RES 3K OHM 1/4W 5%		1.00	EA		1	S	9.0	Ρ	1/1/00	12/31/10
002-089	R5 RES 4.7K OHM 1/4W 5%		5.00	EA		1	S	10.0	Р	1/1/00	12/31/10
002-097	R27 R3 RES 10K OHM 1/4W 5%	28 R33	R6 4.00	EA	R7	1	S	11.0	p	1/1/00	12/31/10
002-105	R13 R RES 22K OHM 1/4W 5%	14 R26	R32 4.00	EA		1	S	12,0	Ρ	1/1/00	12/31/10
002-118		18 R4	R9 1.00	EA		1	S	13.0	ņ	1/1/00	12/31/10
002-121	R10 RES 100K OHM 1/4W 5%		2.00	ΕA		1	S	14.0	P	1/1/00	12/31/10
002-125	R23 R RES 150K OHM 1/4W 5%	31	2.00	EA		1	S	15.0	P	1/1/00	12/31/10

R30410		TrueTime, Inc. Single Level Bi	II of Material Report	enter En el					Date - Time - Page -	8/23/00 12:59:03 2
Parent Item Component Item	Parent Description Component Descripiton	Batch Quantity Quantity Per	Bubble UM Seq No Remarks	5	 Level	Ту	Seq	Т	Effectiv	e Thru
002-129		1.00	EA			s	16.0	P	1/1/00	12/31/10
002-153	R19 RES 2.2 MEG OHM 1/4W 5%	1.00	EA		1	S	17.0	Ρ	1/1/00	12/31/10
008-1001	R2 RES 1K OHM 1/8W 1%	1.00	EA		1	S	18.0	Р	1/1/00	12/31/10
008-1072	R16 RES 10.7K OHM 1/8W 1%	4.00	EA		4	S	19.0	Ρ	1/1/00	12/31/10
008-2210	R3 R RES 221 OHM 1/8W 1%	R34 R36 R37 1.00	EA		1	S	20,0	Ρ	1/1/00	12/31/10
008-3922	R15 RES 39.2K OHM 1/8W 1%	1.00	EA		1	S	21.0	Ρ	1/1/00	12/31/10
008-8061	R30 RES 8.06K OHM 1/8W 1%	1.00	EA		1	S	22.0	Р	1/1/00	12/31/10
0085-1002	R24 RES 0805 10K OHM 1% 1/8W	1.00	EA		1	S	23.0	Ρ	1/1/00	12/31/10
0085-101	R22 RES 0805 100 OHM 5% 1/8W	1.00	EA		1	S	24.0	Ρ	1/1/00	12/31/10
011-065-06S	R35 RESNET 470 OHM 6-P ISL	1.00	EA		4	S	25.0	P	1/1/00	12/31/10
011-077-06S	RN8 RESNET 1.5K OHM 6-P ISL	1.00	EA		1	S	26.0	Р	1/1/00	12/31/10
011-089-06C	RN3 RESNET 4.7K OHM 6-P COM	2,00	EA		1	S	27.0	P	1/1/00	12/31/10

RN1 RN

RN5

R30410				ïme, Inc. 9 Level Bill	of Mat	erial Rep	ort	entre a						Date Time Page	- 12:59:03
Parent Item	Parent Description		Batch Quar	ntity		Bubble								Effect	iva
Component Item	Component Descripiton		Quantity		UM		Remarks		ş	Level	Τv	Seq		From	Thru
011-089-06S	RESNET 4.7K OHM 6-P ISL			2.00	EA					1	Ty S	28.0	P	1/1/00	12/31/10
										ŝ	0	20.0	Г	0.000	12/31/10
	RN2	RN7													
011-089-10C	RESNET 4.7K OHM 10-P COM			4.00	EA					4	S	29.0	Р	4.14.10.0	40104140
				1.00	h7 %					£	0	29.0	ť	1/1/00	12/31/10
	RN10	RN11	RN4	RN6											
019-002	POT 5K 20 TURN		1 (1 4-7	2.00	ΕA						0	00.0	0		12/2////
0.0002				£.,00	L., M					1	S	30.0	Ρ	1/1/00	12/31/10
	RP2	RP3													
040.040		PC-3		4.00											
019-010	POT 50K 20 TURN T ADJ			1.00	ΕA					1	S	31.0	Ρ	1/1/00	12/31/10
	RP1														
019-020	POT 20K FRT PNL ADJUSTBL			1.00	ΕA					1	S	32.0	Ρ	1/1/00	12/31/10
	RP4														
028-008-080	CAP FILM .0047 80V A 10%			2.00	EA					1	S	33.0	Р	1/1/00	12/31/10
	C65	C70													
028-021-080	CAP FILM .047 80V A 10%			2.00	ΕA					1	S	34.0	р	1/1/00	12/31/10
	C71	C72													
029-014	CAP MICA 18PF V R 5%			2.00	ΕA					1	S	35.0	Р	1/1/00	12/31/10
												00.0	•	11 11000	12/01/10
	C50	C51													
036-033	CAP MONO 100PF 50V R			4.00	EA					1	S	36.0	P	1/1/00	40/04/4/0
				110.0	640-7 X						0	30.0	T.	1/1/00	12/31/10
	C24	C44	C48	C63											
036-101	CAP MONO .1UF 50V	044	040	53.00	ΕA						0		_		
000-101	CALIMONG THE SUV			55.00	сA					1	S	37.0	Ρ	1/1/00	12/31/10
	C40	044	049	040		044	045	0.42	-						
	C10	C11	C12	C13		C14	C15	C16	C17	C18		19			
	C20	C21	C22	C23		C25	C26	C29	C3	C30		31			
	C32	C33	C36	C37		C38	C39	C40	C41	C42		43			
	C45	C46	C47	C49		C52	C53	C54	C55	C56		57			
	C58	C6	C61	C62		C64	C66	C67	C68	C74	С	76			
	C77	C8	C9												
036S-NPO330	CAP 33PF NPO 100V 0805			1.00	ΕA					1	S	38.0	P	1/1/00	12/31/10

C78

R30410			TrueTir Single		of Ma	terial Repo	orț							Date - Time - Page -	8/23/00 12:59:03 4
Parent Item Component Item	Parent Description Component Descripiton		Batch Quan Quantity F		UM	Bubble Seg No	Remarks			Level	Ту	Seq	Т	Effectiv	e Thru
036S-X7R104-50	CAP .1UF X7R 50V 0805 10%			2.00	EA					1	S	39.0	P	1/1/00	12/31/10
037-033	C4 CAP TANT 2.2UF 35V R C1	C75 C2	C28	8.00 C34	ΕA	005	050	000	000	1	S	40.0	P	1/1/00	12/31/10
037-041	CAP TANT 10UF 20V R 20%	62	620	3.00	ΕA	C35	C59	C60	C69	4	S	41.0	Р	1/1/00	12/31/10
039-022	C27 CAP SRF MNT 22PF NPO	C5	C7	1.00	EA						S	42.0	P	1/1/00	12/31/10
045-2.5	C73 INDUCTOR 2.5UH			1.00	EA					ę	S	43.0	Ρ	1/1/00	12/31/10
055-914A	L1 DIODE 1V 20MA			2.00	ΕA					1	S	44.0	Р	1/1/00	12/31/10
058-004	CR2 LED RED, SM	CR3		1.00	ΕA					And .	S	45.0	Ρ	1/1/00	12/31/10
058-011	DS3 LED GREEN/GREEN			1.00	ΕA					1	S	46.0	Ρ	1/1/00	12/31/10
058-012	DS1 LED RED/YELLOW			1.00	ΕA					1	S	47.0	P	1/1/00	12/31/10
059-1.8432A	DS2 XTAL 1.8432 HC18			1.00	ΕA		X1 SECUI	RE WITH ITE	EM 04	1	S	48.0	Ρ	1/1/00	12/31/10
065-008	SWITCH DIP 8 POS			1.00	ΕA					1	S	49.0	Р	1/1/00	12/31/10
174-XC3042A	U5 XILINX XC3042A			1.00	ΕA		U11 SOCI	KETED		-te e	S	50.0	P	1/1/00	12/31/10
174S-XC4003E	XILINX FPGA PLCC 84-PIN			1.00	EA		U37 SOCI	(ETED		1	S	51.0	Ρ	1/1/00	12/31/10
175-1087	XSISTOR FET P-CHANNEL			1.00	EA					4	S	52.0	Р	1/1/00	12/31/10

R30410		TrueTime, Inc. Single Level Bi	ll of Mat	entre					Date Time Page	- 12:59:03
Parent Item Component Item	Parent Description Component Descripiton	Batch Quantity Quantity Per	UM	Bubble Seq No Remarks	 Level	Ту	Seq	т	Effect	ive Thru
175-3702	Q2 XSISTOR MPS3702 (TO-92)	1.00	EA		1	S	53.0	P	1/1/00	12/31/10
175-BS170	Q4 XSISTOR TMOS N-CHNL	1.00	EA		1	S	54.0	Ρ	1/1/00	12/31/10
175-J176	Q3 XSISTOR FET P-CHANNEL	1.00	EA		1	S	55.0	Ρ	1/1/00	12/31/10
176-082	Q5 TL082CP DUAL OP AMP	4.00	EA		1	S	56.0	p	1/1/00	12/31/10
176-311	U14 U59 LM311N VOLTAGE COMPARATOR	U60 U61 2.00	EA		1	S	57.0	P	1/1/00	12/31/10
176-317	U7 U8 LM317 ADJ. POS REGULATOR	1.00	EA		1	S	58.0	р	1/1/00	12/31/10
176-34064	U27 UNDER VOLT.SENSING CKT	1.00	EA		1	S	59.0	þ	1/1/00	12/31/10
176-431	U56 TL431CLP REGULATOR/3 PIN	1.00	EA		que a	S	60.0	P	1/1/00	12/31/10
176-6551	U65 UART, 65C51	1.00	EA		1	S	61.0	Р	1/1/00	12/31/10
176-68HC11F1	U44 IC, CPU	1.00	EA	U57 SOCKETED	1	S	62.0	Ρ	1/1/00	12/31/10
176-79L05	MC79L05ACP -5V REGULATOR	1.00	EA		1	S	63.0	Р	1/1/00	12/31/10
176-8923N	Q1 DS8923N DIFF LINE DRIVER	1.00	EA		1	S	64.0	Ρ	1/1/00	12/31/10
176-GAL16V8 U53 SOCKETED AND	U6 GAL16V8D-25-LP PROGRAMMED PER 560-4002 U23 SOCKETED AND	3.00 PROGRAMMED PER	EA 560-40	03 U48 SOCKETED AND	1	S	65.0	р	1/1/00	12/31/10

R30410		TrueTime, Inc Single Level F		terial Report	nta An						Date Time Page	- 12:59:03
Parent Item	Parent Description	Batch Quantity		Bubble							Effec	livo
Component Item	Component Descripiton	Quantity Per	UM	Seq No Remarks		/	Level	Ту	Seq	Т	From	Thru
PROGRAMMED PER 560	4018		*******							1.500		
176-PCM56P	DIGITAL TO ANALOG CONVTR	1.00	EA				1	S	66,0	Ρ	1/1/00	12/31/10
	U62											
176-VME2000	VME2000	1.00	EA				1	S	67.0	Ρ	1/1/00	12/31/10
	U16											
177-27256 U55 SOCKETED. PROGF	CERAMIC 27C256 @ 200NS RAM AT TRUETIME AT TOP ASSY LEVEL.	1.00	EA				1	S	68.0	Ρ	1/1/00	12/31/10
177-74ALS245	74ALS245A-1 BUS XCVR	3.00	ΕA				1	S	69.0	Ρ	1/1/00	12/31/10
177-74ALS374	U10 U2 74ALS374 OCTAL D FLIP FLP	U9 1.00	EA				1	S	70.0	Р	1/1/00	12/31/10
177-74ALS641	U21 74ALS641 OCTAL BUS XCVR	1.00	EA				1	S	71.0	Ρ	1/1/00	12/31/10
178-17C128 U38 SOCKETED AND PR	U1 FPGA CONFIG EEPROM OGRAMMED PER 184-017	1,00	EA				-the	S	72.0	Ρ	1/1/00	12/31/10
178-74HC00	MM74HC00N QUAD NAND GATE	1.00	EA				1	S	73.0	P	1/1/00	12/31/10
178-74HC08	U25 MC74HC08 QUAD AND GATE	4.00	EA				4		74.0	P	1/1/00	12/31/10
178-74HC107	U13 U30 74HC107 DUAL JK FLIP-FLOP	U31 U3 2.00	3 EA				1	S	75.0	ρ	1/1/00	12/31/10
178-74HC138	U19 U42 MC74HC138 1 OF 8 DECODER	3.00	EA				1	S	76.0	Ρ	1/1/00	12/31/10
178-74HC14	U17 U51 74HC14 HEX SCHM INVERTER		EA				1	S	77.0	P	1/1/00	12/31/10
178-74HC174	U45 U49 74HC174N HEX D FLIP-FLOP		EA				1	S	78.0	q	1/1/00	12/31/10

U50

U63

R30410		TrueTime Single Le		of Mate	rial Report							Date - Time -	8/23/00 12:59:03
						- Alexandre - Alex						Page -	7
Description							÷						
Parent Item Component Item	Parent Description Component Descripiton	Batch Quantity Quantity Pe			Bubble Seq No Remarks		8	I avail	787.	0		Effectiv	
178-74HC221.7	ONE SHOT TIME CONT T=.7RC		2.00	EA				Level 1	Ty S	 79.0	T P	From 1/1/00	Thru
								0	0	10.0	F	17 1700	12/31/10
	U22 U47												
178-74HC273	74HC273 D FLIP-FLOP		1.00	ΕA				1	S	80.0	Ρ	1/1/00	12/31/10
178-74HC32	U52 MC74HC32 QUAD OR GATE		1.00	ΕA									
er or a construction	MOTHIOSE GOAD OF GATE		1.00	EA				1	S	81.0	Ρ	1/1/00	12/31/10
	U32												
178-74HC374	MC74HC374 D FLIP-FLOP	4	4.00	ΕA				1	S	82.0	Р	1/1/00	12/31/10
	U20 U28		U39										
178-74HC390	74HC390 DUAL BI-QUINARY	2	2.00	EA				And a	S	83.0	Ρ	1/1/00	12/31/10
	U36 U40												
178-74HC4053	74HC4053 MULTIPLEXER		2.00	EA				1	S	84.0	р	41100	40/04/40
				had b				ł	0	04.0	٣	1/1/00	12/31/10
	U34 U35												
178-74HC74	MC74HC74 DUAL D FLIP-FLOP	4	5.00	EA				the	S	85.0	р	1/1/00	12/31/10
178-74HC86	U12 U18 74HC86 QUAD EX OR GATE		U41		J46								
170-7411000	74HC60 QUAD EX OR GATE		1.00	ΕA				1	S	86.0	р	1/1/00	12/31/10
	U54												
178S-MACH211SP	IC, PROGRAMMABLE, CPLD		1.00	ΕA				1	S	87,0	Р	1/1/00	12/31/10
U3 INSTALL PART, NOT	PROGRAMMED. NOTE: THIS PART WILL BE PR	ROGRAMMED AT	TRUETI	ME. AT	TRUETIME:								PRO MELLE Y ME
	560-4031 USING CABLE AND FIXTURE.												
184-017 			1.00	EA				deres	S	88.0	Μ	1/1/00	12/31/10
CHANGED SOFTWARE F	ROGRAM RESET POLARITY BIT. USE LABEL 40	J-U26, MARK AND	AFFIX.	NOTE:	ECO 1329								
223-131	SCHROFF TP DUAL		1.00	EA				1	S	89.0	Р	4/4/00	40/04/40
								1	0	09.0	r	1/1/00	12/31/10
	TP6												
240-004-003	SCREW PH PN SS 4-40X3/8		1.00	EA	3			î	S	90.0	Р	1/1/00	12/31/10
251-004				-									
201-004	NUT KEP SS 4-40		1.00	ΕA	2			1	S	91.0	Ρ	1/1/00	12/31/10
273-009	TERMINAL TEST POINT		2.00	EA				-1	S	02.0	n	414100	40/04/40
				**** 1				ſ	0	92.0	P	1/1/00	12/31/10

R30410		TrueTime, Inc. Single Level Bi	ll of Ma	terial Report		1					Date Time Page	- 12:59:03
Parent Item Component Item	Parent Description Component Descripiton	Batch Quantity Quantity Per	UM	Bubble Seq No Remarks			Level	Ty	Seq	T	Effect From	lve Thru
273-015	TP3 TP5 TERM TEST POINT (WHITE)	3.00	EA				1	S	93.0	Р	1/1/00	12/31/10
290-001	TP1 TP2 TAPE FOAM DBL SIDE.5X1/16	TP4 .20	SI	04 FOR X1			1	S	94.0	P	1/1/00	12/31/10
345-022	OSCILLATOR, 10MHZ(VCTCXO)	1.00	EA				1	S	95.0	Р	1/1/00	12/31/10
345-042	X2 OSC 40MHZ CMOS	1.00	ΕA				1	S	96.0	Ρ	1/1/00	12/31/10
379-008	X3 SOCKET IC 8 PIN MACHINE	1.00	EA	FOR U38			1	S	97.0	Р	1/1/00	12/31/10
379-020	SOCKET IC 20 PIN MACHINE	3.00	EA	FOR U23,48,53	3		1	S	98.0	Ρ	1/1/00	12/31/10
379-028-001	SOCKET IC 28 PIN MACHINE	1.00	EA	FOR U55			41	S	99.0	Ρ	1/1/00	12/31/10
379-068-002	SOCKET PLCC 68-PIN	1.00	EA	FOR U57			4	S	100.0	Р	1/1/00	12/31/10
379-084	SOCKET PLCC 84-PIN	2.00	EA	FOR U11,37				S	101.0	Ρ	1/1/00	12/31/10
384-096	CONN 96-P RT ANGLE	2.00	EA				1	S	102.0	Ρ	1/1/00	12/31/10
386-010P	P1 P2 CONN 10-P MALE PCB	1.00	EA				1	S	103.0	ρ	1/1/00	12/31/10
386-341	P9 CONN 34-P ML PC MT HDR*	1.00	EA				rii y	S	104.0	p	1/1/00	12/31/10
400-026 FOR PROGRAMMED PARTS CUT TO FIT AND ATTACH TI	P4 LABEL,SPCL CONN 1X1/4 IN MARK WITH PROGRAM PART NUMBER AND D REOGRAMMED PART	5.00 VERSION. EXAMPLE	EA E OF M	ARKING: 560-4002 V.XX			1	S	105.0	Ρ	1/1/00	12/31/10
401-01-01-34	CONN 36-P HDR SNGL RW W/W	1.00	EA				1	S	106.0	р	1/1/00	12/31/10
JP1,JP2 (CUT TO FIT). JP30 403-000LP	(CUT TO FIT) AND INSTALL JUMPER JP30 FR JUMPER FEMALE LOW PROFILE	OM PIN 3 TO PIN 4. 3.00	EA				1	S	107.0	p	1/1/00	12/31/10

R30410		TrueTime, Inc. Single Level Bill	of Mat	erial Rep	ort	<i>M</i>						Date Time Page	- 12:59:03
Parent Item	Parent Description	Batch Quantity		Bubble			*					Effect	ive
Component Item	Component Descripiton	Quantity Per	UM	Seq No	Remarks			Level	Ty	Seq	Т	From	Thru
INSTALL AT THE FO HALF OF JP30	OLLOWING LOCATIONS: JP1 PINS 1,2 JP2 PINS	1,2 JP30 PINS 1,2 ON	LOWE	R									
560-2600	PCB VME-SG (GPS COMPAT)	1.00	EA	1				1	S	108.0	Ρ	1/1/00	12/31/10
560-4002	PROG DEV GAL16V8(RAL16R6)	1.00	EA					1	S	109.0	M	1/1/00	12/31/10
PROGRAM FOR US	53 (SOCKETED GAL) USE LABEL 400-026, MARK AND	AFFIX.											
560-4003	PROG DEV GAL16V8(RAL16R4)	1.00	ΕA					1	S	110.0	М	1/1/00	12/31/10
PROGRAM FOR U2	23 (SOCKETED GAL) USE LABEL 400-026, MARK AND	AFFIX.											
560-4018	PROGRAMMED PAL	1.00	ΕA					1	S	111.0	Μ	1/1/00	12/31/10
PROGRAM FOR U4	48 (SOCKETED GAL) USE LABEL 400-026, MARK AND	AFFIX.											
560-4031	PROGRAM SYNC ADDRESS CODE	1.00	EA					1	S	112.0	Μ	1/1/00	12/31/10
	TRUETIME, PROGRAM FOR U3 (DOWNLOAD), USE L	ABEL 400-026, MARK A		FIX.									
57-5082-2835	DIODE, SCHOTTKEY LOW VOLT	2.00	ΕA					1	S	113.0	P	1/1/00	12/31/10
	CR1 CR4	ķ											
NOTE 1	NOTE	1.00	ΕA		U15 IS SP	ARE		1	S	116.0	Μ	1/1/00	12/31/10